{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,11]],"date-time":"2026-07-11T06:12:19Z","timestamp":1783750339968,"version":"3.55.0"},"reference-count":25,"publisher":"IEEE","license":[{"start":{"date-parts":[[2026,5,25]],"date-time":"2026-05-25T00:00:00Z","timestamp":1779667200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,5,25]],"date-time":"2026-05-25T00:00:00Z","timestamp":1779667200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100018693","name":"Horizon Europe","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100018693","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2026,5,25]]},"DOI":"10.1109\/ets69887.2026.11591760","type":"proceedings-article","created":{"date-parts":[[2026,7,10]],"date-time":"2026-07-10T19:37:01Z","timestamp":1783712221000},"page":"1-4","source":"Crossref","is-referenced-by-count":0,"title":["Soft-Error Sensitivity Analysis of Adder Tree architectures for Compute-In-Memory Accelerators"],"prefix":"10.1109","author":[{"given":"Panagiotis","family":"Chaidos","sequence":"first","affiliation":[{"name":"National Technical University of Athens,School of Electrical and Computer Engineering,Athens,Greece"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Alexis","family":"Maras","sequence":"additional","affiliation":[{"name":"National Technical University of Athens,School of Electrical and Computer Engineering,Athens,Greece"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Georgios","family":"Alexandris","sequence":"additional","affiliation":[{"name":"National Technical University of Athens,School of Electrical and Computer Engineering,Athens,Greece"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Dimitrios","family":"Soudris","sequence":"additional","affiliation":[{"name":"National Technical University of Athens,School of Electrical and Computer Engineering,Athens,Greece"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Sotirios","family":"Xydis","sequence":"additional","affiliation":[{"name":"National Technical University of Athens,School of Electrical and Computer Engineering,Athens,Greece"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","article-title":"Safecim: Investigating resilience of hybrid floating-point compute-in-memory deep learning accelerators","author":"Bhattacharya","year":"2025"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/3289602.3293911"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.3012209"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/DSN-W50199.2020.00014"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2022.3224538"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/3295500.3356177"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO50266.2020.00033"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218688"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/3613424.3614304"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/IMS3TW.2017.7995203"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/BITCON63716.2024.10985663"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/DFT59622.2023.10313535"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2025.3534274"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD57390.2023.10323763"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2005.853449"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.110"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/3126908.3126964"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2024.3350151"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2021.3129827"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ICICDT.2017.7993521"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2024.3355944"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/isscc49657.2024.10454278"},{"key":"ref23","article-title":"Post-training quantization for vision transformer","author":"Liu","year":"2021"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.3850\/9783981537079_0146"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2021.3064666"}],"event":{"name":"2026 IEEE European Test Symposium (ETS)","location":"Chania, Greece","start":{"date-parts":[[2026,5,25]]},"end":{"date-parts":[[2026,5,29]]}},"container-title":["2026 IEEE European Test Symposium (ETS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11591470\/11591504\/11591760.pdf?arnumber=11591760","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,7,11]],"date-time":"2026-07-11T05:18:29Z","timestamp":1783747109000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11591760\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,5,25]]},"references-count":25,"URL":"https:\/\/doi.org\/10.1109\/ets69887.2026.11591760","relation":{},"subject":[],"published":{"date-parts":[[2026,5,25]]}}}