{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,11]],"date-time":"2026-07-11T06:12:13Z","timestamp":1783750333207,"version":"3.55.0"},"reference-count":20,"publisher":"IEEE","license":[{"start":{"date-parts":[[2026,5,25]],"date-time":"2026-05-25T00:00:00Z","timestamp":1779667200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,5,25]],"date-time":"2026-05-25T00:00:00Z","timestamp":1779667200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2026,5,25]]},"DOI":"10.1109\/ets69887.2026.11591926","type":"proceedings-article","created":{"date-parts":[[2026,7,10]],"date-time":"2026-07-10T19:37:01Z","timestamp":1783712221000},"page":"1-6","source":"Crossref","is-referenced-by-count":0,"title":["A Ferroelectric nvSRAM PUF with Built-In Grey Bit Masking based on FeCAP\u2013SRAM Interactions"],"prefix":"10.1109","author":[{"given":"Lucas","family":"Rhetat","sequence":"first","affiliation":[{"name":"Univ. GrenobleAlpes, CEA, LIST,Grenoble,France,F-38000"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jean-Philippe","family":"Noel","sequence":"additional","affiliation":[{"name":"Univ. GrenobleAlpes, CEA, LIST,Grenoble,France,F-38000"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Bastien","family":"Giraud","sequence":"additional","affiliation":[{"name":"Univ. GrenobleAlpes, CEA, LIST,Grenoble,France,F-38000"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Laurent","family":"Grenouillet","sequence":"additional","affiliation":[{"name":"Univ. GrenobleAlpes, CEA, LIST,Grenoble,France,F-38000"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"C\u00e9dric","family":"Marchand","sequence":"additional","affiliation":[{"name":"Univ. Lyon, Ecole Centrale de Lyon CNRS,Lyon,INL,France,F-69000"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ian","family":"O\u2019Connor","sequence":"additional","affiliation":[{"name":"Univ. Lyon, Ecole Centrale de Lyon CNRS,Lyon,INL,France,F-69000"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnologyandCir46783.2024.10631328"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2019.2917655"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2023.3242300"},{"key":"ref4","article-title":"An 8T eNVSRAM Macro in 22 nm FDSOI Standard Logic with Simultaneous Full-Array Data Restore for Secure IoT Devices","author":"Nouri","year":"2023","journal-title":"IEEE ISSCC"},{"key":"ref5","article-title":"Nonvolatile SRAM (nvSRAM) Basics","author":"Prakash","year":"2016","journal-title":"Cypress Semi."},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS56072.2025.11043817"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1126\/science.1074376"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.3390\/s19143208"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-020-0372-5"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2007.375043"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/586110.586132"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2023.3264016"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2873777"},{"key":"ref14","article-title":"Hf0.5 Zr0.5 O2 FeRAM Scalability Demonstration at 22 nm FDSOI Node for Embedded Applications","author":"Martin","year":"2024","journal-title":"IEEE IEDM"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/vlsi-soc62099.2024.10767797"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC53450.2021.9567885"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ICMC64879.2025.11102766"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2021.3099010"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2022.3153359"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS58744.2024.10558439"}],"event":{"name":"2026 IEEE European Test Symposium (ETS)","location":"Chania, Greece","start":{"date-parts":[[2026,5,25]]},"end":{"date-parts":[[2026,5,29]]}},"container-title":["2026 IEEE European Test Symposium (ETS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11591470\/11591504\/11591926.pdf?arnumber=11591926","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,7,11]],"date-time":"2026-07-11T05:17:25Z","timestamp":1783747045000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11591926\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,5,25]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/ets69887.2026.11591926","relation":{},"subject":[],"published":{"date-parts":[[2026,5,25]]}}}