{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,11]],"date-time":"2026-07-11T06:12:04Z","timestamp":1783750324767,"version":"3.55.0"},"reference-count":27,"publisher":"IEEE","license":[{"start":{"date-parts":[[2026,5,25]],"date-time":"2026-05-25T00:00:00Z","timestamp":1779667200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,5,25]],"date-time":"2026-05-25T00:00:00Z","timestamp":1779667200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2026,5,25]]},"DOI":"10.1109\/ets69887.2026.11591982","type":"proceedings-article","created":{"date-parts":[[2026,7,10]],"date-time":"2026-07-10T19:37:01Z","timestamp":1783712221000},"page":"1-6","source":"Crossref","is-referenced-by-count":0,"title":["Fault Model-Driven Formal Verification of Cryptographic Hardware Against Fault Attacks"],"prefix":"10.1109","author":[{"given":"Daniel","family":"Thirion","sequence":"first","affiliation":[{"name":"850 Rue Jean Monnet,STMicroelectronics,Crolles Cedex,France,38926"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"George-Cristian","family":"Sercaianu","sequence":"additional","affiliation":[{"name":"850 Rue Jean Monnet,STMicroelectronics,Crolles Cedex,France,38926"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Valentin","family":"Egloff","sequence":"additional","affiliation":[{"name":"Univ. Grenoble Alpes, Grenoble INP**, LCIS, 50 Rue Barthéémy de Laffemas,Valence,France,26000"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jean-Marc","family":"Daveau","sequence":"additional","affiliation":[{"name":"850 Rue Jean Monnet,STMicroelectronics,Crolles Cedex,France,38926"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Vincent","family":"Beroulle","sequence":"additional","affiliation":[{"name":"Univ. Grenoble Alpes, Grenoble INP**, LCIS, 50 Rue Barthéémy de Laffemas,Valence,France,26000"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"David","family":"Hely","sequence":"additional","affiliation":[{"name":"Univ. Grenoble Alpes, Grenoble INP**, LCIS, 50 Rue Barthéémy de Laffemas,Valence,France,26000"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Philippe","family":"Roche","sequence":"additional","affiliation":[{"name":"850 Rue Jean Monnet,STMicroelectronics,Crolles Cedex,France,38926"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/10721064_26"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/bfb0052259"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/11506447_4"},{"key":"ref4","article-title":"Round reduction using faults","volume":"5","author":"Choukri","year":"2005","journal-title":"FDTC"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/date.2009.5090716"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.4324\/9781315270326-111"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/iolts.2005.8"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364501"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/isvlsi59464.2023.10238514"},{"key":"ref10","article-title":"uArchiFI: Formal modeling and verification strategies for microarchitetural fault injections","author":"Tollec"},{"key":"ref11","article-title":"SAT-based Formal FaultResistance Verification of Cryptographic Circuits","author":"Tan","journal-title":"arXiv: 2307.00561 [cs], pre-published"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-031-71177-0_13"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ddecs63720.2025.11006768"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/mtv.2016.12"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/itc44170.2019.9000170"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/tcad.2021.3063998"},{"key":"ref17","article-title":"A diagonal fault attack on the advanced encryption standard","volume":"20","author":"Saha","journal-title":"Cryptology"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/FDTC.2012.18"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-34961-4_14"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-40392-7_4"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/jproc.2005.862424"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2012.2188769"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-23696-0_15"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-16214-0_42"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.3850\/9783981537079_0296"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-45203-4_23"},{"key":"ref27","volume-title":"Secworks\/prince on GitHub","author":"Str\u00f6mbergson","year":"2019"}],"event":{"name":"2026 IEEE European Test Symposium (ETS)","location":"Chania, Greece","start":{"date-parts":[[2026,5,25]]},"end":{"date-parts":[[2026,5,29]]}},"container-title":["2026 IEEE European Test Symposium (ETS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11591470\/11591504\/11591982.pdf?arnumber=11591982","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,7,11]],"date-time":"2026-07-11T05:15:00Z","timestamp":1783746900000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11591982\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,5,25]]},"references-count":27,"URL":"https:\/\/doi.org\/10.1109\/ets69887.2026.11591982","relation":{},"subject":[],"published":{"date-parts":[[2026,5,25]]}}}