{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,1]],"date-time":"2025-11-01T21:28:03Z","timestamp":1762032483243,"version":"3.28.0"},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/etsym.2004.1347594","type":"proceedings-article","created":{"date-parts":[[2004,11,8]],"date-time":"2004-11-08T11:28:24Z","timestamp":1099913304000},"page":"30-35","source":"Crossref","is-referenced-by-count":8,"title":["A new self-checking multiplier by use of a code-disjoint sum-bit duplicated adder"],"prefix":"10.1109","author":[{"given":"D.","family":"Marienfeld","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"E.S.","family":"Sogomonyan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"V.","family":"Ocheretnij","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Gossel","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"17","doi-asserted-by":"publisher","DOI":"10.1080\/1065514021000012273"},{"journal-title":"Computer Arithmetic Algorithms","year":"2002","author":"koren","key":"15"},{"key":"16","article-title":"Developing standard cells for tsmc 0.25um technology under mosis deep rules","volume":"visc 2003 1","author":"sulistyo","year":"2003","journal-title":"Technical Report"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/PGEC.1963.263538"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/PGEC.1964.263830"},{"journal-title":"Self-Checking and Fault-Tolerant Digital Design","year":"2001","author":"lala","key":"11"},{"key":"12","article-title":"The effect of fault secureness in low power multiplier designs","author":"papadomanolakis","year":"2001","journal-title":"Proc Workshop Power and Timing Modeling Optimization and Simulation"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2002.1028924"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/FTCS.1994.315626"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1998.743195"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1269087"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/54.587743"},{"key":"6","first-page":"586","article-title":"Efficient Implementations of Self-checking Adders and ALU's","volume":"23","author":"nicolaidis","year":"1993","journal-title":"FTSC"},{"key":"5","first-page":"936","volume":"48","author":"gizopoulos","year":"1999","journal-title":"An Effective Built-in Self-test Scheme for Array Multipliers"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2003.1271075"},{"key":"9","first-page":"78","article-title":"Partially duplicated code-disjoint carry-skip adder","author":"marienfeld","year":"2002","journal-title":"IEEE Int Symp Defect Fault Tolerance VLSI Systems"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2001.990310"}],"event":{"name":"Proceedings. Ninth IEEE European Test Symposium, 2004. ETS 2004.","location":"Corsica, France"},"container-title":["Proceedings. Ninth IEEE European Test Symposium, 2004. ETS 2004."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9329\/29640\/01347594.pdf?arnumber=1347594","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,14]],"date-time":"2017-03-14T12:37:13Z","timestamp":1489495033000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1347594\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/etsym.2004.1347594","relation":{},"subject":[]}}