{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T16:48:14Z","timestamp":1730220494140,"version":"3.28.0"},"reference-count":24,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/etsym.2004.1347617","type":"proceedings-article","created":{"date-parts":[[2004,11,8]],"date-time":"2004-11-08T11:28:24Z","timestamp":1099913304000},"page":"100-105","source":"Crossref","is-referenced-by-count":16,"title":["A compression-driven test access mechanism design approach"],"prefix":"10.1109","author":[{"given":"P.T.","family":"Gonciari","sequence":"first","affiliation":[]},{"given":"B.M.","family":"Al-Hashimi","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","article-title":"I\/O bandwidth bottleneck for test: Is it real?","author":"khoche","year":"2000","journal-title":"Proc Int Workshop Test Resource Partition"},{"key":"22","first-page":"57","article-title":"Control-aware test architecture design for modular SOC testing","author":"marinissen","year":"2003","journal-title":"Proceedings IEEE European Test Workshop (ETW)"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041773"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1023\/A:1016545607915"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1999.766654"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337352"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2002.1011146"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2003.1253794"},{"journal-title":"The International Technology Roadmap for Semiconductors","year":"2001","key":"13"},{"key":"14","first-page":"1023","article-title":"Co-optimization of test wrapper and test access architecture for embedded cores","author":"iyengar","year":"2001","journal-title":"ITC"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2003.1253693"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2003.811451"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.2003.1197654"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/54.735921"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041804"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2001.990304"},{"year":"0","key":"1"},{"key":"10","first-page":"147","article-title":"Reducing synchronization overhead in test data compression environments","author":"gonciari","year":"2002","journal-title":"Digest of Papers ETW"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1998.743166"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966671"},{"key":"5","first-page":"113","article-title":"System-on-a-chip test data compression and decompression architectures based on colomb codes","volume":"20","author":"chandra","year":"2001","journal-title":"IEEE TCAD"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1989.100747"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041746"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2003.1253695"}],"event":{"name":"Proceedings. Ninth IEEE European Test Symposium, 2004. ETS 2004.","location":"Corsica, France"},"container-title":["Proceedings. Ninth IEEE European Test Symposium, 2004. ETS 2004."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9329\/29640\/01347617.pdf?arnumber=1347617","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,14]],"date-time":"2017-03-14T12:42:35Z","timestamp":1489495355000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1347617\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":24,"URL":"https:\/\/doi.org\/10.1109\/etsym.2004.1347617","relation":{},"subject":[]}}