{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T08:26:36Z","timestamp":1729671996914,"version":"3.28.0"},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,5]]},"DOI":"10.1109\/etsym.2010.5512757","type":"proceedings-article","created":{"date-parts":[[2010,7,23]],"date-time":"2010-07-23T09:52:00Z","timestamp":1279878720000},"page":"214-219","source":"Crossref","is-referenced-by-count":7,"title":["An integrated flow for the design of hardened circuits on SRAM-based FPGAs"],"prefix":"10.1109","author":[{"given":"Cristiana","family":"Bolchini","sequence":"first","affiliation":[]},{"given":"Antonio","family":"Miele","sequence":"additional","affiliation":[]},{"given":"Chiara","family":"Sandionigi","sequence":"additional","affiliation":[]},{"given":"Niccolo","family":"Battezzati","sequence":"additional","affiliation":[]},{"given":"Luca","family":"Sterpone","sequence":"additional","affiliation":[]},{"given":"Massimo","family":"Violante","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2005.860745"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2006.82"},{"journal-title":"Functional Triple Modular Redundancy (Ftmr) Vhdl Design Methodology for Redundancy in Combinational and Sequential Logic","year":"0","author":"habinc","key":"ref12"},{"key":"ref13","doi-asserted-by":"crossref","first-page":"650","DOI":"10.1145\/775832.775997","article-title":"Designing fault tolerant systems into SRAM-based FPGAs","author":"lima kastensmidt","year":"2003","journal-title":"Proc 40th Design Automation Conf"},{"key":"ref14","doi-asserted-by":"crossref","first-page":"1290","DOI":"10.1109\/DATE.2005.229","article-title":"On the Optimal Design of Triple Modular Redundancy Logic for SRAM-based FPGAs","author":"lima kastensmidt","year":"2005","journal-title":"Proc Conf Design Automation and Test in Europe"},{"journal-title":"A design flow for implementing reliability-aware systems on SRAM-based FPGAs","year":"2009","author":"bolchini","key":"ref15"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2007.910122"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-00641-8_11"},{"journal-title":"Virtex-4 FPGA Configuration User Guide","year":"2009","key":"ref18"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2004.85"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2004.834955"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1404371.1404426"},{"key":"ref5","article-title":"Triple Module Redundancy Design Techniques for Virtex FPGAs","volume":"197","author":"carmichael","year":"2006","journal-title":"Xilinx Application Notes"},{"journal-title":"Xilinx TMRTool","year":"2006","key":"ref8"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2008.8"},{"key":"ref2","article-title":"Correcting Single-Event Upsets Through Virtex Partial Configuration","volume":"216","author":"carmichael","year":"2000","journal-title":"Xilinx App Notes"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/23.556861"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1228784.1228803"}],"event":{"name":"2010 15th IEEE European Test Symposium (ETS)","start":{"date-parts":[[2010,5,24]]},"location":"Praha, Czech Republic","end":{"date-parts":[[2010,5,28]]}},"container-title":["2010 15th IEEE European Test Symposium"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5508193\/5512725\/05512757.pdf?arnumber=5512757","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,1]],"date-time":"2021-11-01T02:58:08Z","timestamp":1635735488000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5512757\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,5]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/etsym.2010.5512757","relation":{},"subject":[],"published":{"date-parts":[[2010,5]]}}}