{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T12:13:11Z","timestamp":1763467991716,"version":"3.28.0"},"reference-count":26,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,5]]},"DOI":"10.1109\/etsym.2010.5512785","type":"proceedings-article","created":{"date-parts":[[2010,7,23]],"date-time":"2010-07-23T13:52:00Z","timestamp":1279893120000},"page":"36-41","source":"Crossref","is-referenced-by-count":43,"title":["On the cost-effectiveness of matching repositories of pre-tested wafers for wafer-to-wafer 3D chip stacking"],"prefix":"10.1109","author":[{"given":"Jouke","family":"Verbree","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Erik Jan","family":"Marinissen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Philippe","family":"Roussel","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dimitrios","family":"Velenis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"1","article-title":"Impact of 3D Design Choices on Manufacturing Cost","author":"dimitrios","year":"2009","journal-title":"Proceedings IEEE International Conference on 3D System Integration (3DIC)"},{"key":"ref11","first-page":"1","article-title":"Yield Considerations in the Choice of 3D Technology","author":"greg","year":"2007","journal-title":"International Symposium on Semiconductor Manufacturing (ISSM)"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"1357","DOI":"10.1109\/TVLSI.2008.2003513","article-title":"Maximizing the Functional Yield of Wafer-to-Wafer 3-D Integration","volume":"17","author":"sherief","year":"2009","journal-title":"IEEE Transactions on VLSI Systems"},{"key":"ref13","article-title":"3D: It All Comes Down to Cost","author":"larry","year":"2007","journal-title":"3-D Architectures for Semiconductor Integration and Packaging"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TSM.2004.836656"},{"key":"ref15","article-title":"Testing 3D Chips Containing Through-Silicon Vias","author":"erik","year":"2009","journal-title":"Proceedings IEEE International Test Conference (ITC)"},{"journal-title":"Specification for Map Data Items","year":"0","key":"ref16"},{"journal-title":"Specification for Map Data Format","year":"0","key":"ref17"},{"journal-title":"C&D Semiconductor Services Inc","year":"0","key":"ref18"},{"journal-title":"Dynamic Micro Systems Semiconductor Equipment GmbH","year":"0","key":"ref19"},{"key":"ref4","first-page":"1","article-title":"3D Integration by Cu-Cu Thermo-Compression Bonding of Extremely Thinned Bulk-Si Die Containing 10?m Pitch Through-Si Vias","author":"bart","year":"2006","journal-title":"Proceedings IEEE International Electron Devices Meeting (IEDM)"},{"journal-title":"Handbook of 3D Integration-Technology and Applications of 3D Integrated Circuits","year":"2008","author":"philip","key":"ref3"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"602","DOI":"10.1109\/5.929647","article-title":"3-D ICs: A Novel Chip Design for Improving Deep-Submicrometer Interconnect Performance and Systems-on-Chip Integration","volume":"89","author":"kaustav","year":"2001","journal-title":"Proceedings of the IEEE"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2008.4796763"},{"key":"ref8","first-page":"212","article-title":"Extending Systems-on-Chip to the Third Dimension: Performance, Cost and Technological Tradeoffs","author":"roshan","year":"2007","journal-title":"Proceedings International Conference on Computer-Aided Design (ICCAD)"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"31","DOI":"10.1109\/MM.2007.59","article-title":"Processor Design in 3D Die-Stacking Technologies","volume":"27","author":"gabriel","year":"2007","journal-title":"IEEE Micro"},{"key":"ref2","first-page":"1","article-title":"3D System Integration Technologies","author":"eric","year":"2007","journal-title":"Proceedings of IEEE International Conference on Integrated Circuit Design and Technology (ICICDT)"},{"key":"ref9","first-page":"234","article-title":"System-Level Cost Analysis and Design Exploration for Three-Dimensional Integrated Circuits (3D ICs)","author":"xiangyu","year":"2009","journal-title":"Proceedings IEEE Asia South Pacific Design Automation Conference (ASP-DAC)"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"1214","DOI":"10.1109\/JPROC.2006.873612","article-title":"Three-Dimensional Integrated Circuits and the Future of System-on-Chip Designs","volume":"94","author":"robert","year":"2006","journal-title":"Proceedings of the IEEE"},{"journal-title":"Mitsubishi Materials Techno","year":"0","key":"ref20"},{"journal-title":"Ricmar Group","year":"0","key":"ref22"},{"journal-title":"Renesas Eastern Japan Semiconductor Inc","year":"0","key":"ref21"},{"journal-title":"Computers and Intractability-A Guide to the Theory of NP-Completeness","year":"1979","author":"michael","key":"ref24"},{"journal-title":"Rorze Corporation","year":"0","key":"ref23"},{"journal-title":"Essentials of Electronic Testing For Digital Memory & Mixed-Signal VLSI Circuits","year":"2000","author":"michael","key":"ref26"},{"key":"ref25","first-page":"511","article-title":"Fault Clustering in Deep-Submicron CMOS Processes","author":"jan","year":"2008","journal-title":"Proceedings Design Automation and Test in Europe (DATE)"}],"event":{"name":"2010 15th IEEE European Test Symposium (ETS)","start":{"date-parts":[[2010,5,24]]},"location":"Praha, Czech Republic","end":{"date-parts":[[2010,5,28]]}},"container-title":["2010 15th IEEE European Test Symposium"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5508193\/5512725\/05512785.pdf?arnumber=5512785","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,19]],"date-time":"2017-06-19T11:21:14Z","timestamp":1497871274000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5512785\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,5]]},"references-count":26,"URL":"https:\/\/doi.org\/10.1109\/etsym.2010.5512785","relation":{},"subject":[],"published":{"date-parts":[[2010,5]]}}}