{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T03:55:43Z","timestamp":1725508543508},"reference-count":39,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/etw.2002.1029642","type":"proceedings-article","created":{"date-parts":[[2003,6,25]],"date-time":"2003-06-25T22:14:31Z","timestamp":1056579271000},"page":"75-80","source":"Crossref","is-referenced-by-count":1,"title":["Simulating realistic bridging and crosstalk faults in an industrial setting"],"prefix":"10.1109","author":[{"given":"J.","family":"Bradford","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"H.","family":"Delong","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"I.","family":"Polian","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"B.","family":"Becker","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref39","DOI":"10.1109\/TEST.2000.894242"},{"doi-asserted-by":"publisher","key":"ref38","DOI":"10.1145\/337292.337780"},{"doi-asserted-by":"publisher","key":"ref33","DOI":"10.1109\/EURDAC.1995.527406"},{"key":"ref32","first-page":"260","article-title":"The value of electrical bitmap results for yield learning and failure analysis","author":"segal","year":"2001","journal-title":"Latin American Test Workshop"},{"key":"ref31","article-title":"Defect-oriented mixed-level fault simulation of digital systems-on-a-chip using HDL","author":"santos","year":"1999","journal-title":"Design Automation and Test in Europe"},{"doi-asserted-by":"publisher","key":"ref30","DOI":"10.1109\/ISMVL.2002.1011092"},{"doi-asserted-by":"publisher","key":"ref37","DOI":"10.1109\/TEST.2000.894271"},{"doi-asserted-by":"publisher","key":"ref36","DOI":"10.1145\/343647.343708"},{"doi-asserted-by":"publisher","key":"ref35","DOI":"10.1109\/TEST.1994.528019"},{"doi-asserted-by":"publisher","key":"ref34","DOI":"10.1147\/rd.276.0549"},{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1109\/TEST.1993.470613"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1109\/43.536713"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1109\/EDAC.1991.206365"},{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.1109\/43.177408"},{"key":"ref14","first-page":"475","article-title":"Extraction and simulation of realistic CMOS faults using inductive fault analysis","author":"joel ferguson","year":"1998","journal-title":"Int'l Test Conf"},{"doi-asserted-by":"publisher","key":"ref15","DOI":"10.1109\/ICCAD.1992.279362"},{"doi-asserted-by":"publisher","key":"ref16","DOI":"10.1109\/FTCS.1994.315656"},{"doi-asserted-by":"publisher","key":"ref17","DOI":"10.1109\/12.364533"},{"doi-asserted-by":"publisher","key":"ref18","DOI":"10.1109\/TEST.1995.529883"},{"key":"ref19","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4613-1377-9","author":"khare","year":"1996","journal-title":"From Contamination to Defects Faults and Yield Loss"},{"doi-asserted-by":"publisher","key":"ref28","DOI":"10.1109\/TEST.1991.519701"},{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1109\/EURDAC.1996.558242"},{"doi-asserted-by":"publisher","key":"ref27","DOI":"10.1109\/TEST.1993.470717"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1109\/TCAD.1985.1270127"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1109\/ATS.2000.893641"},{"doi-asserted-by":"publisher","key":"ref29","DOI":"10.1109\/TEST.1990.114104"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/TEST.1996.557119"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1109\/VTEST.1996.510887"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"72","DOI":"10.1109\/EDTC.1996.494130","article-title":"Assessing the quality level of digital CMOS IC's under the hypothesis of non-uniform distribution of fault probabilities","author":"corsi","year":"1996","journal-title":"European Design & Test Conf"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1109\/TEST.1995.529877"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"152","DOI":"10.1109\/ETC.1989.36237","article-title":"On the definition of critical areas for IC photolitographic spot defects","author":"de gyvez","year":"1989","journal-title":"European Test Conf"},{"year":"1990","author":"abramovici","journal-title":"Digital Systems Testing and Testable Design","key":"ref1"},{"doi-asserted-by":"publisher","key":"ref20","DOI":"10.1109\/VTEST.1996.510886"},{"key":"ref22","first-page":"194","article-title":"3DB challenge for DfT, DfM, DOT & BIST integration into analogue and mixed signal ics","author":"lechner","year":"2001","journal-title":"Latin American Test Workshop"},{"doi-asserted-by":"publisher","key":"ref21","DOI":"10.1109\/TEST.2000.894243"},{"key":"ref24","doi-asserted-by":"crossref","first-page":"173","DOI":"10.1145\/37888.37914","article-title":"realistic fault modeling for vlsi testing","author":"maly","year":"1987","journal-title":"24th ACM\/IEEE Design Automation Conference"},{"doi-asserted-by":"publisher","key":"ref23","DOI":"10.1109\/TEST.1993.470612"},{"doi-asserted-by":"publisher","key":"ref26","DOI":"10.1109\/TEST.1994.528020"},{"key":"ref25","first-page":"10","article-title":"Yield diagnosis through interpretation of tester data","author":"maly","year":"1987","journal-title":"Int'l Test Conf"}],"event":{"acronym":"ETW-02","name":"The Seventh IEEE European Test Workshop","location":"Corfu, Greece"},"container-title":["Proceedings The Seventh IEEE European Test Workshop"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/7996\/22118\/01029642.pdf?arnumber=1029642","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,15]],"date-time":"2017-06-15T22:42:20Z","timestamp":1497566540000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1029642\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":39,"URL":"https:\/\/doi.org\/10.1109\/etw.2002.1029642","relation":{},"subject":[]}}