{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,9]],"date-time":"2026-07-09T00:20:17Z","timestamp":1783556417695,"version":"3.55.0"},"reference-count":16,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/etw.2002.1029645","type":"proceedings-article","created":{"date-parts":[[2003,6,25]],"date-time":"2003-06-25T18:14:31Z","timestamp":1056564871000},"page":"95-102","source":"Crossref","is-referenced-by-count":5,"title":["Investigations for minimum invasion digital only built-in \"ramp\" based test techniques for charge pump PLL's"],"prefix":"10.1109","author":[{"given":"M.J.","family":"Burbidge","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"F.","family":"Poullet","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"J.","family":"Tijou","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"A.","family":"Richardson","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCOM.1980.1094619"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/9780470545331"},{"key":"ref12","author":"best","year":"0","journal-title":"Phase Locked Loops Design Simulation and Applications"},{"key":"ref13","author":"banerjee","year":"0","journal-title":"PLL Performance Simulation and Design"},{"key":"ref14","first-page":"37?38","author":"sachdev","year":"1998","journal-title":"Defect Oriented Testing for CMOS Analog and Digital Circuits"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/4.933469"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/54.844337"},{"key":"ref4","first-page":"532","article-title":"BIST for Phased locked loops in digital applications","author":"sunter","year":"0","journal-title":"IEEE ITC"},{"key":"ref3","author":"burbidge","year":"0","journal-title":"Test Techniques for Embedded Charge Pump PLL's Problems Current BIST Techniques and Alternative Suggestions"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1994.527969"},{"key":"ref5","first-page":"1031","article-title":"A Stand Alone Integrated Test Core For Time And Frequency Based Measurements","author":"roberts","year":"2000","journal-title":"Proc Int Test Conf"},{"key":"ref8","article-title":"VCOBIST","year":"0","journal-title":"IEEE DAC 99"},{"key":"ref7","first-page":"858","article-title":"A Synthesizeable, Fast And High-Resolution Timing Measurement Device Using A Component-Invariant Vernier Delay Line","author":"chan","year":"0","journal-title":"ITC01proc"},{"key":"ref2","article-title":"A Unified Digital Test Technique for PLL's; Catastropic Faults Covered","author":"azais","year":"0","journal-title":"Proc 5th IMSTW"},{"key":"ref1","first-page":"366","article-title":"Power Supply Current Monitoring Techniques for Testing PLL's","author":"dalmia","year":"0","journal-title":"Proc ATS'97"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.2000.843850"}],"event":{"name":"The Seventh IEEE European Test Workshop","location":"Corfu, Greece","acronym":"ETW-02"},"container-title":["Proceedings The Seventh IEEE European Test Workshop"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/7996\/22118\/01029645.pdf?arnumber=1029645","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,10]],"date-time":"2017-03-10T16:50:49Z","timestamp":1489164649000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1029645\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/etw.2002.1029645","relation":{},"subject":[]}}