{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T11:14:19Z","timestamp":1725707659362},"reference-count":21,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/etw.2002.1029648","type":"proceedings-article","created":{"date-parts":[[2003,6,25]],"date-time":"2003-06-25T18:14:31Z","timestamp":1056564871000},"page":"119-126","source":"Crossref","is-referenced-by-count":20,"title":["Power constrained preemptive TAM scheduling"],"prefix":"10.1109","author":[{"given":"E.","family":"Larsson","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"H.","family":"Fujiwara","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"year":"0","key":"ref10"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2002.996707"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2001.915014"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2001.968697"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2001.990292"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1998.743166"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1999.805786"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894302"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894299"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894261"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/92.585217"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/43.875306"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1999.805616"},{"journal-title":"Introduction to Algorithms","year":"1989","author":"cormen","key":"ref5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2001.923464"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2001.990293"},{"journal-title":"Essentials of Electronic Testing for Digital Memory and Mixed-Signal VLSI Circuits","year":"0","author":"bushnell","key":"ref2"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1998.743185"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966728"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1993.313316"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966687"}],"event":{"name":"The Seventh IEEE European Test Workshop","acronym":"ETW-02","location":"Corfu, Greece"},"container-title":["Proceedings The Seventh IEEE European Test Workshop"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/7996\/22118\/01029648.pdf?arnumber=1029648","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,10]],"date-time":"2017-03-10T16:47:42Z","timestamp":1489164462000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1029648\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":21,"URL":"https:\/\/doi.org\/10.1109\/etw.2002.1029648","relation":{},"subject":[]}}