{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T02:52:56Z","timestamp":1725418376516},"reference-count":15,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/etw.2003.1231661","type":"proceedings-article","created":{"date-parts":[[2004,1,23]],"date-time":"2004-01-23T23:33:03Z","timestamp":1074900783000},"page":"3-8","source":"Crossref","is-referenced-by-count":0,"title":["TPI for improving PR fault coverage of Boolean and three-state circuits"],"prefix":"10.1109","author":[{"given":"M.J.","family":"Geuzebroek","sequence":"first","affiliation":[]},{"given":"A.J.","family":"van de Goor","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"article-title":"Automatic Test Pattern Generation for Three-State Circuits","year":"1996","author":"linden","key":"ref10"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1996.557122"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1996.510828"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1997.597195"},{"key":"ref14","article-title":"The Deterministic BEST scheme","author":"geuzebroek","year":"1997","journal-title":"Thesis Report"},{"key":"ref15","article-title":"Test Point Insertion techniques","author":"geuzebroek","year":"1997","journal-title":"Technical Report"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.1987.1270348"},{"article-title":"Built-In Pseudo-Random Testing of Digital Circuits","year":"1987","author":"bardell","key":"ref3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1991.176793"},{"key":"ref5","first-page":"1929","article-title":"Combinational Profiles of Sequential Benchmark Circuits","author":"bgrlez","year":"1989","journal-title":"Proc IEEE Int Symposium on Circuits and Systems"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1995.529879"},{"key":"ref7","first-page":"253","article-title":"Test Point Insertion for Scan-Based BIST","author":"seiss","year":"1991","journal-title":"Proceedings of the 2nd European Test Conference"},{"key":"ref2","article-title":"A Neutral Netlist of 10 Combinational Benchmark Circuits and a Target Translator in Fortran","author":"brglez","year":"1985","journal-title":"Proc IEEE Int Symposium on Circuits and Systems Special Session on ATPG and Fault Simulation"},{"key":"ref1","first-page":"221","article-title":"On Testability Analysis of Combinational Networks","author":"brglez","year":"1984","journal-title":"Proc of Int Symposium on Circuits and Systems"},{"key":"ref9","article-title":"Data Structures and Algorthims of the Delft Automatic Test Pattern generation system (DAT)","author":"konijnenburg","year":"1996","journal-title":"Delft University of Technology"}],"event":{"name":"8th IEEE European Test Workshop (ETW 03)","acronym":"ETW-03","location":"Maastricht, Netherlands"},"container-title":["The Eighth IEEE European Test Workshop, 2003. Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8721\/27596\/01231661.pdf?arnumber=1231661","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T14:51:37Z","timestamp":1489416697000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1231661\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/etw.2003.1231661","relation":{},"subject":[]}}