{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,3]],"date-time":"2024-09-03T21:49:23Z","timestamp":1725400163471},"reference-count":13,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/etw.2003.1231670","type":"proceedings-article","created":{"date-parts":[[2004,1,24]],"date-time":"2004-01-24T04:33:03Z","timestamp":1074918783000},"page":"65-70","source":"Crossref","is-referenced-by-count":2,"title":["A practical evaluation of I\/sub DDQ\/ test strategies for deep submicron production test application. Experiences and targets from the field"],"prefix":"10.1109","author":[{"given":"A.","family":"Fudoli","sequence":"first","affiliation":[]},{"given":"A.","family":"Ascagni","sequence":"additional","affiliation":[]},{"given":"D.","family":"Appello","sequence":"additional","affiliation":[]},{"given":"H.","family":"Manhaeve","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"1051","article-title":"Multiple-Parameter CMOS IC Testing with Increased Sensitivity for IDDQ","author":"keshavarzi","year":"2000","journal-title":"IEEE Intl Test Conf"},{"key":"ref11","doi-asserted-by":"crossref","first-page":"82","DOI":"10.1109\/TEST.2001.966621","article-title":"Improved Wafer-level Spatial Analysis for IDDQ Limit Setting","author":"sabade","year":"2001","journal-title":"IEEE Intl Test Conf"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ETW.2002.1029643"},{"journal-title":"2002 QD-1010 Hardware Manual Q-Star Test","article-title":"QD-1010 DataSheet, Application notes & Product notes, Q-Star Test","year":"2002","key":"ref13"},{"key":"ref4","first-page":"730","article-title":"Clustering Based Techniques for IDDQ Testing","author":"jandhyala","year":"1999","journal-title":"IEEE Intl Test Conf"},{"key":"ref3","first-page":"738","article-title":"Current Ratios: A Self-scaling Technique for Production IDDQ Testing","author":"maxwell","year":"1999","journal-title":"IEEE Intl Test Conf"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.1999.808198"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1999.805800"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/5.843000"},{"key":"ref7","first-page":"724","article-title":"IDDQ Testing in Deep Submicron Integrated Circuits","author":"miller","year":"1999","journal-title":"Proceedings of The International Test Conference"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1997.639727"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1997.639608"},{"key":"ref9","first-page":"189","article-title":"Variance Reduction Using Wafer Patterns in IDDQ Data","author":"daasch","year":"2000","journal-title":"IEEE Intl Test Conf"}],"event":{"name":"8th IEEE European Test Workshop (ETW 03)","acronym":"ETW-03","location":"Maastricht, Netherlands"},"container-title":["The Eighth IEEE European Test Workshop, 2003. Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8721\/27596\/01231670.pdf?arnumber=1231670","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T03:18:34Z","timestamp":1497583114000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1231670\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/etw.2003.1231670","relation":{},"subject":[]}}