{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T20:26:38Z","timestamp":1725481598548},"reference-count":22,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/etw.2003.1231674","type":"proceedings-article","created":{"date-parts":[[2004,1,24]],"date-time":"2004-01-24T04:33:03Z","timestamp":1074918783000},"page":"91-96","source":"Crossref","is-referenced-by-count":6,"title":["Modeling feedback bridging faults with non-zero resistance"],"prefix":"10.1109","author":[{"given":"I.","family":"Polian","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"P.","family":"Engelke","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Renovell","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"B.","family":"Becker","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1109\/VTEST.1995.512635"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1023\/A:1008326111919"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1109\/DFTVS.1998.732156"},{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.1109\/TEST.1999.805784"},{"key":"ref14","first-page":"105","article-title":"PROBE: A PPSFP simulator for resistive bridging faults","author":"lee","year":"2000","journal-title":"VLSI Test Symp"},{"doi-asserted-by":"publisher","key":"ref15","DOI":"10.1109\/TEST.2000.894244"},{"doi-asserted-by":"publisher","key":"ref16","DOI":"10.1109\/T-C.1974.224020"},{"key":"ref17","first-page":"214","article-title":"Testing feedback briging faults among internal, input and output lines by two patterns. In","author":"xu","year":"1982","journal-title":"Int'l Conf on Circuits and Computers"},{"doi-asserted-by":"publisher","key":"ref18","DOI":"10.1109\/TC.1985.1676604"},{"doi-asserted-by":"publisher","key":"ref19","DOI":"10.1109\/TEST.1998.743175"},{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1109\/TEST.1993.470717"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1109\/TEST.1988.207759"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1109\/TEST.1993.470718"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/TEST.1991.519701"},{"key":"ref8","first-page":"292","article-title":"Resistive shorts within CMOS gates","author":"hao","year":"1991","journal-title":"Int'l Test Conf"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1109\/ISMVL.2002.1011092"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1109\/TEST.1991.519711"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1109\/TEST.1992.527915"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1109\/VTEST.1994.292283"},{"key":"ref20","first-page":"78","article-title":"A detailed examination of bridging faults","author":"malaiya","year":"1986","journal-title":"Int'l Conf on Comp Design"},{"doi-asserted-by":"publisher","key":"ref22","DOI":"10.1109\/TCAD.2002.800457"},{"doi-asserted-by":"publisher","key":"ref21","DOI":"10.1109\/12.660170"}],"event":{"acronym":"ETW-03","name":"8th IEEE European Test Workshop (ETW 03)","location":"Maastricht, Netherlands"},"container-title":["The Eighth IEEE European Test Workshop, 2003. Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8721\/27596\/01231674.pdf?arnumber=1231674","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T18:47:46Z","timestamp":1489430866000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1231674\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":22,"URL":"https:\/\/doi.org\/10.1109\/etw.2003.1231674","relation":{},"subject":[]}}