{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T20:47:26Z","timestamp":1729630046560,"version":"3.28.0"},"reference-count":14,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/etw.2003.1231682","type":"proceedings-article","created":{"date-parts":[[2004,1,23]],"date-time":"2004-01-23T23:33:03Z","timestamp":1074900783000},"page":"147-152","source":"Crossref","is-referenced-by-count":2,"title":["Requirements for delay testing of look-up tables in SRAM-based FPGAs"],"prefix":"10.1109","author":[{"given":"P.","family":"Girard","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"O.","family":"Heron","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Pravossoudovitch","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Renovell","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"crossref","first-page":"159","DOI":"10.1023\/A:1008326111919","article-title":"SRAM-Based FPGAs: Testing the Embedded RAM Modules","volume":"14","author":"renovell","year":"1999","journal-title":"Journal of Electronic Testing Theory and Applications"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2000.893644"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966716"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1997.639662"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1998.743180"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2000.896517"},{"key":"ref3","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4615-5145-4","article-title":"Architecture Deep-Submicron FPGAs","author":"betz","year":"1999"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966717"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2000.855275"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/EURMIC.1999.794478"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/92.678888"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/OLT.2002.1030195"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1999.805830"},{"key":"ref9","first-page":"675","article-title":"Exploiting Reconfigurability of Effective Detection of Delay Faults in LUT-Based FPGAs","author":"krasniewski","year":"2000","journal-title":"IEEE Int Conf on Field Programmable Logic and Applications"}],"event":{"name":"8th IEEE European Test Workshop (ETW 03)","acronym":"ETW-03","location":"Maastricht, Netherlands"},"container-title":["The Eighth IEEE European Test Workshop, 2003. Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8721\/27596\/01231682.pdf?arnumber=1231682","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,15]],"date-time":"2017-06-15T23:18:34Z","timestamp":1497568714000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1231682\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/etw.2003.1231682","relation":{},"subject":[]}}