{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T18:23:01Z","timestamp":1729621381903,"version":"3.28.0"},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,4]]},"DOI":"10.1109\/eurocon.2011.5929283","type":"proceedings-article","created":{"date-parts":[[2011,6,28]],"date-time":"2011-06-28T20:57:43Z","timestamp":1309294663000},"page":"1-4","source":"Crossref","is-referenced-by-count":1,"title":["Performance improvement of differential static CMOS logic family"],"prefix":"10.1109","author":[{"given":"Z.","family":"Kiaee","sequence":"first","affiliation":[]},{"given":"M. B.","family":"Ghaznavi-Ghoushchi","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"crossref","first-page":"24","DOI":"10.3844\/ajeassp.2008.24.32","article-title":"Source Couple Logic (SCL) Theory and Physical Design","volume":"1","author":"azaga","year":"2008","journal-title":"American J of Engineering and Applied Sciences"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2009.5325939"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5457110"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.922709"},{"key":"ref11","article-title":"Bulk driven transistors","author":"s\u00e1nchez-sinencio","year":"0","journal-title":"Analog and Mixed Signal Center Department of Electrical Engineering Texas A&M University2009"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/s10470-005-6791-4"},{"key":"ref12","article-title":"Incorporating Leakage Current Consideration In Logic Synthesis","author":"kirstensen","year":"2004","journal-title":"MSc Dissertation"},{"key":"ref8","article-title":"Pico-Watt Source-Coupled Logic Circuits","author":"tajalli","year":"2008","journal-title":"16th IFIP\/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/SOI.1998.723142"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1991.164087"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2009.2019167"},{"key":"ref1","article-title":"Design and Optimization of Source Coupled Logic in Multi-Gbit\/S Clock and Data Recovery Circuits","author":"rennie","year":"2003","journal-title":"MS c Dissertation"}],"event":{"name":"IEEE EUROCON 2011 - International Conference on Computer as a Tool","start":{"date-parts":[[2011,4,27]]},"location":"Lisbon","end":{"date-parts":[[2011,4,29]]}},"container-title":["2011 IEEE EUROCON - International Conference on Computer as a Tool"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5876183\/5929030\/05929283.pdf?arnumber=5929283","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,20]],"date-time":"2017-06-20T02:30:17Z","timestamp":1497925817000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5929283\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,4]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/eurocon.2011.5929283","relation":{},"subject":[],"published":{"date-parts":[[2011,4]]}}}