{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T08:38:19Z","timestamp":1725525499216},"reference-count":20,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,7]]},"DOI":"10.1109\/eurocon.2013.6625209","type":"proceedings-article","created":{"date-parts":[[2013,10,17]],"date-time":"2013-10-17T21:48:16Z","timestamp":1382046496000},"page":"1721-1727","source":"Crossref","is-referenced-by-count":3,"title":["Unified flow of custom processor design and FPGA implementation"],"prefix":"10.1109","author":[{"given":"Danko","family":"Ivosevic","sequence":"first","affiliation":[]},{"given":"Vlado","family":"Sruk","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"NISC Technology - Toolset Online Demo","year":"2013","author":"gorjiara","key":"19"},{"journal-title":"Secure Hash Standard (SHS)","year":"2013","author":"gorjiara","key":"17"},{"year":"2013","key":"18"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-0504-8_6"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/ESTMED.2005.1518072"},{"journal-title":"Spark A Parallelizing Approach to the High-Level Synthesis of Digital Circuits","year":"2013","author":"orailoglu","key":"13"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2010.51"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/SASP.2008.4570778"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1986.1586135"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2009.83"},{"journal-title":"C-based Design High-Level Synthesis with Vivado HLS","year":"2013","author":"gorjiara","key":"20"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4020-9436-1"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2026356"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/40.848473"},{"journal-title":"High-Level Synthesis Introduction to Chip and System Design","year":"1992","author":"gajski","key":"7"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2009.69"},{"key":"5","article-title":"NISC technology and preliminary results","author":"reshadi","year":"2005","journal-title":"Technical report University of California and LaBRI"},{"year":"2013","key":"4"},{"journal-title":"MicroBlaze Soft Processor","year":"2013","author":"gajski","key":"9"},{"journal-title":"Platform Studio and the Embedded Development Kit (EDK)","year":"2013","author":"gajski","key":"8"}],"event":{"name":"IEEE EUROCON 2013","start":{"date-parts":[[2013,7,1]]},"location":"Zagreb, Croatia","end":{"date-parts":[[2013,7,4]]}},"container-title":["Eurocon 2013"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6596534\/6624951\/06625209.pdf?arnumber=6625209","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T04:10:41Z","timestamp":1490242241000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6625209\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,7]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/eurocon.2013.6625209","relation":{},"subject":[],"published":{"date-parts":[[2013,7]]}}}