{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,3]],"date-time":"2024-09-03T17:00:57Z","timestamp":1725382857356},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,7]]},"DOI":"10.1109\/eurocon.2013.6625232","type":"proceedings-article","created":{"date-parts":[[2013,10,17]],"date-time":"2013-10-17T17:48:16Z","timestamp":1382032096000},"page":"1869-1872","source":"Crossref","is-referenced-by-count":2,"title":["A macro-modeling approach for through silicon via"],"prefix":"10.1109","author":[{"given":"Khaled","family":"Salah","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hani","family":"Ragai","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yehea","family":"Ismail","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/5.929647"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/IITC.2009.5090331"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1155\/2008\/764942"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2011.5722180"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ESTC.2006.280001"},{"key":"6","first-page":"351","article-title":"Electrical characterization of through silicon via (TSV) depending on structural and material parameters based on 3D full wave simulation","author":"pak","year":"0","journal-title":"Electromagnetic Electronic Materials and Packaging"},{"key":"5","first-page":"151","article-title":"High frequency electrical circuit model of chip-to-chip vertical via interconnection for 3D chip stacking package","author":"ryu","year":"2005","journal-title":"IEEE 11th Electrical Performance of Electronic Packaging Topical Meeting"},{"journal-title":"Hourglass-shaped Conductive Connection Through Semiconductor Structures","year":"1969","author":"stuby","key":"4"},{"key":"9","article-title":"Multi-stacked through-silicon-via effects on signal integrity and power integrity for application of 3-dimensional stacked-chip-package","author":"ryu","year":"2008","journal-title":"International Union of Radio Science (URSIGA 2008)"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2007.373897"}],"event":{"name":"IEEE EUROCON 2013","start":{"date-parts":[[2013,7,1]]},"location":"Zagreb, Croatia","end":{"date-parts":[[2013,7,4]]}},"container-title":["Eurocon 2013"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6596534\/6624951\/06625232.pdf?arnumber=6625232","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T00:06:06Z","timestamp":1490227566000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6625232\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,7]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/eurocon.2013.6625232","relation":{},"subject":[],"published":{"date-parts":[[2013,7]]}}}