{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,10]],"date-time":"2025-10-10T07:11:46Z","timestamp":1760080306222,"version":"3.28.0"},"reference-count":14,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T00:00:00Z","timestamp":1561939200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T00:00:00Z","timestamp":1561939200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T00:00:00Z","timestamp":1561939200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,7]]},"DOI":"10.1109\/eurocon.2019.8861860","type":"proceedings-article","created":{"date-parts":[[2019,10,10]],"date-time":"2019-10-10T19:21:33Z","timestamp":1570735293000},"page":"1-5","source":"Crossref","is-referenced-by-count":3,"title":["Design of Floating-Point Arithmetic Unit for FPGA with Simulink\u00ae"],"prefix":"10.1109","author":[{"given":"Jordan","family":"Kralev","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"Command Line Tools User Guide","year":"2014","key":"ref10"},{"key":"ref11","article-title":"IEEE Standard 754 for Binary Floating-Point Arithmetic","author":"kahan","year":"1996","journal-title":"Lecture Notes on the Status of IEEE 754"},{"key":"ref12","doi-asserted-by":"crossref","DOI":"10.1145\/103162.103163","article-title":"What Every Computer Scientist Should Know About Floating-Point Arithmetic","volume":"23","author":"goldberg","year":"1991","journal-title":"ACM Computing Surveys"},{"journal-title":"Spartan-3E Starter Kit Board Users Guide","year":"2014","key":"ref13"},{"journal-title":"Information technology - Open Systems Interconnection - Basic Reference Model The Basic Model","year":"1996","key":"ref14"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1002\/9781119079231"},{"journal-title":"FPGA-Based System Design","year":"2004","author":"wolf","key":"ref3"},{"journal-title":"Xilinx IP Cores Database","year":"0","key":"ref6"},{"journal-title":"Arithmetic Core Projects","year":"0","key":"ref5"},{"journal-title":"Rapid System Prototyping with FPGAs","year":"2006","author":"cofer","key":"ref8"},{"journal-title":"VHDL Language Reference","year":"0","key":"ref7"},{"journal-title":"Introduction to Embedded System Design Using Field Programmable Gate Arrays","year":"2009","author":"dubey","key":"ref2"},{"key":"ref1","first-page":"9","volume":"22","year":"0","journal-title":"IEEE Standard 754-1985 for Binary Floating-Point Arithmetic"},{"journal-title":"Simulink HDL Coder User's Guide","year":"0","key":"ref9"}],"event":{"name":"IEEE EUROCON 2019 -18th International Conference on Smart Technologies","start":{"date-parts":[[2019,7,1]]},"location":"Novi Sad, Serbia","end":{"date-parts":[[2019,7,4]]}},"container-title":["IEEE EUROCON 2019 -18th International Conference on Smart Technologies"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8852488\/8861510\/08861860.pdf?arnumber=8861860","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,17]],"date-time":"2022-07-17T17:51:19Z","timestamp":1658080279000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8861860\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,7]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/eurocon.2019.8861860","relation":{},"subject":[],"published":{"date-parts":[[2019,7]]}}}