{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T15:37:04Z","timestamp":1725550624601},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,10]]},"DOI":"10.1109\/ewdts.2008.5580136","type":"proceedings-article","created":{"date-parts":[[2010,9,22]],"date-time":"2010-09-22T15:57:51Z","timestamp":1285171071000},"page":"159-162","source":"Crossref","is-referenced-by-count":0,"title":["Vector-logical diagnosis method for SOC functionalities"],"prefix":"10.1109","author":[{"given":"Vladimir","family":"Hahanov","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Olesya","family":"Guz","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Natalya","family":"Kulbakova","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Maxim","family":"Davydov","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","first-page":"24","article-title":"Embedded Timing Analysis: A SoC Infrastructure","author":"sassan","year":"2002","journal-title":"IEEE Design and Test of Computers"},{"key":"ref3","first-page":"402","author":"ondrey","year":"2005","journal-title":"Handbook of Testing Electronic Systems"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2005.14"},{"key":"ref6","first-page":"824","author":"rossen","year":"2003","journal-title":"Discrete Mathematics and Its Applications"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2006.15"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2003.1198685"},{"key":"ref12","first-page":"988","article-title":"Overview of the IEEE P1500 Standard","author":"francisco","year":"2003","journal-title":"ITC International Test Conference"},{"key":"ref8","first-page":"652","author":"abramovici","year":"1998","journal-title":"Digital System Testing and Testable Design"},{"key":"ref7","first-page":"481","article-title":"Algebra-logical method for SoC embedded memory repair","author":"hahanov","year":"2008","journal-title":"Proceedings of the 15 International Conference «Mixed design of integrated circuits and systems»"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2003.1198689"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/54.606006"},{"key":"ref1","first-page":"32","article-title":"A Hierarchical Infrastructure for SoC Test Management","author":"alfredo","year":"2003","journal-title":"IEEE Design and Test of Computers"}],"event":{"name":"Test Symposium (EWDTS)","start":{"date-parts":[[2008,10,9]]},"location":"Lviv, Ukraine","end":{"date-parts":[[2008,10,12]]}},"container-title":["Proceedings of IEEE East-West Design & Test Symposium (EWDTS'08)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5570120\/5580134\/05580136.pdf?arnumber=5580136","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,18]],"date-time":"2017-03-18T17:58:02Z","timestamp":1489859882000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5580136\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,10]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/ewdts.2008.5580136","relation":{},"subject":[],"published":{"date-parts":[[2008,10]]}}}