{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T13:09:34Z","timestamp":1725628174544},"reference-count":19,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,10]]},"DOI":"10.1109\/ewdts.2008.5580142","type":"proceedings-article","created":{"date-parts":[[2010,9,22]],"date-time":"2010-09-22T15:57:51Z","timestamp":1285171071000},"page":"200-203","source":"Crossref","is-referenced-by-count":4,"title":["Reliable NoC architecture utilizing a robust rerouting algorithm"],"prefix":"10.1109","author":[{"given":"Armin","family":"Alaghi","sequence":"first","affiliation":[]},{"given":"Mahshid","family":"Sedghi","sequence":"additional","affiliation":[]},{"given":"Naghmeh","family":"Karimi","sequence":"additional","affiliation":[]},{"given":"Mahmood","family":"Fathy","sequence":"additional","affiliation":[]},{"given":"Zainalabedin","family":"Navabi","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"411","article-title":"A Heuristic Search Algorithm for Re–routing of On–Chip Networks in The Presence of Faulty Links and Switches","author":"honarmand","year":"2007","journal-title":"Proc IEEE EWDTS"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/b137175"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2003.1195021"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2004.1339507"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/NORCHP.2005.1596991"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2006.244111"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2005.10"},{"key":"ref17","first-page":"383","article-title":"A System-level Network-on-Chip Simulation Framework Integrated with Low-level Analytical Models","author":"xi","year":"2006","journal-title":"Proc Int Conf on Computer Design (ICCD)"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2008.71"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2008.53"},{"key":"ref4","first-page":"29","article-title":"Test Configurations for Diagnosing Faulty Links in NoC Switches","author":"raik","year":"2007","journal-title":"Proc ETS"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2006.35"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2005.1584020"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2006.22"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1095890.1095915"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.2005.45"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.108"},{"journal-title":"A run-time reconfigurable network-on-chip for streaming DSP applications","year":"2006","author":"kavaldjiev","key":"ref1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISSOC.2006.321979"}],"event":{"name":"Test Symposium (EWDTS)","start":{"date-parts":[[2008,10,9]]},"location":"Lviv, Ukraine","end":{"date-parts":[[2008,10,12]]}},"container-title":["Proceedings of IEEE East-West Design & Test Symposium (EWDTS'08)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5570120\/5580134\/05580142.pdf?arnumber=5580142","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,18]],"date-time":"2017-03-18T18:04:49Z","timestamp":1489860289000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5580142\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,10]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/ewdts.2008.5580142","relation":{},"subject":[],"published":{"date-parts":[[2008,10]]}}}