{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T16:06:20Z","timestamp":1725552380923},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,10]]},"DOI":"10.1109\/ewdts.2008.5580144","type":"proceedings-article","created":{"date-parts":[[2010,9,22]],"date-time":"2010-09-22T15:57:51Z","timestamp":1285171071000},"page":"143-148","source":"Crossref","is-referenced-by-count":0,"title":["Diagnosis of SoC faulty memory cells for embedded repair"],"prefix":"10.1109","author":[{"given":"Vladimir","family":"Hahanov","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Eugenia","family":"Litvinova","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Karina","family":"Krasnoyaruzhskaya","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sergey","family":"Galagan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"83","article-title":"SOC Infrastructure Intellectual Property Models","author":"parfentiy","year":"2007","journal-title":"ASU and automation devices"},{"key":"ref11","first-page":"5","article-title":"What is Infrustructure IP?","author":"yervant","year":"2002","journal-title":"Design & Test of Computers"},{"key":"ref12","first-page":"177","article-title":"Gest editors' introduction: Design for Yield and reliability","author":"yervant","year":"2004","journal-title":"Design & Test of Computers"},{"journal-title":"IEEE 1500 Web Site","year":"0","key":"ref13"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2006.112"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2003.1271086"},{"key":"ref16","first-page":"306","article-title":"Design and diagnosis of computer systems and networks","author":"bondarenko","year":"2000","journal-title":"NMTS VO"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2005.1584120"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MTDT.2004.1327984"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/54.573354"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2004.19"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2005.1584015"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2003.1198687"},{"year":"2005","key":"ref2","first-page":"586"},{"key":"ref1","first-page":"393","article-title":"System-on-chip Verification: Methodology and Techniques","author":"rashinkar","year":"2002"},{"journal-title":"Discrete Mathematics and Its Applications","year":"2003","author":"rossen","key":"ref9"}],"event":{"name":"Test Symposium (EWDTS)","start":{"date-parts":[[2008,10,9]]},"location":"Lviv, Ukraine","end":{"date-parts":[[2008,10,12]]}},"container-title":["Proceedings of IEEE East-West Design & Test Symposium (EWDTS'08)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5570120\/5580134\/05580144.pdf?arnumber=5580144","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,18]],"date-time":"2017-03-18T17:23:00Z","timestamp":1489857780000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5580144\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,10]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/ewdts.2008.5580144","relation":{},"subject":[],"published":{"date-parts":[[2008,10]]}}}