{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T16:59:39Z","timestamp":1730221179293,"version":"3.28.0"},"reference-count":8,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,10]]},"DOI":"10.1109\/ewdts.2008.5580147","type":"proceedings-article","created":{"date-parts":[[2010,9,22]],"date-time":"2010-09-22T19:57:51Z","timestamp":1285185471000},"page":"141-142","source":"Crossref","is-referenced-by-count":6,"title":["Digital lock detector for PLL"],"prefix":"10.1109","author":[{"given":"Vazgen","family":"Melikyan","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Aristakes","family":"Hovsepyan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mkrtich","family":"Ishkhanyan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tigran","family":"Hakobyan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/SSST.2001.918520"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICC.2006.255253"},{"key":"ref6","first-page":"423","article-title":"A Fast Locking PLL With Phase Error Detector","author":"kuo","year":"2005","journal-title":"2005 IEEE Conference on Electron Devices and Solid-State Circuits"},{"key":"ref5","first-page":"566","article-title":"A 62.5–625-MHz Anti-Reset All-Digital Delay-Locked Loop","volume":"54","author":"kao","year":"2007","journal-title":"Circuits and Systems II Express Briefs IEEE Transactions [see also Circuits and Systems II Analog and Digital Signal Processing IEEE Transactions"},{"key":"ref8","first-page":"112","article-title":"Lock Detector with Stable Parameters","author":"hovsepyan","year":"2008","journal-title":"Proceedings of the 52nd International Conference on Electronics Communications Computers Automation and Nuclear Engineering (ETRAN)"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISSOC.2004.1411146"},{"key":"ref2","first-page":"102","article-title":"Simple and Exact Closed-Form Expressions for the Expectation of the Linn-Peleg M-PSK Lock Detector","author":"yair","year":"2007","journal-title":"Communications Computers and Signal Processing 2007 PacRim 2007 IEEE Pacific Rim Conference"},{"article-title":"CMOS Circuit Design, Layout and Simulation","year":"2005","author":"jacob baker","key":"ref1"}],"event":{"name":"Test Symposium (EWDTS)","start":{"date-parts":[[2008,10,9]]},"location":"Lviv, Ukraine","end":{"date-parts":[[2008,10,12]]}},"container-title":["Proceedings of IEEE East-West Design & Test Symposium (EWDTS'08)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5570120\/5580134\/05580147.pdf?arnumber=5580147","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,18]],"date-time":"2017-03-18T21:23:02Z","timestamp":1489872182000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5580147\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,10]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/ewdts.2008.5580147","relation":{},"subject":[],"published":{"date-parts":[[2008,10]]}}}