{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,26]],"date-time":"2025-02-26T00:40:01Z","timestamp":1740530401091,"version":"3.38.0"},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,10]]},"DOI":"10.1109\/ewdts.2008.5580153","type":"proceedings-article","created":{"date-parts":[[2010,9,22]],"date-time":"2010-09-22T19:57:51Z","timestamp":1285185471000},"page":"84-87","source":"Crossref","is-referenced-by-count":1,"title":["Coverage-directed verification of microprocessor units based on cycle-accurate contract specifications"],"prefix":"10.1109","author":[{"given":"Alexander","family":"Kamkin","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","first-page":"348","article-title":"Testbench Automation for Pipelined Designs Based on Contract Specifications","author":"kamkin","year":"2007","journal-title":"Proc of IEEE East-West Design & Test Symposium"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1147\/rd.461.0053"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.162"},{"key":"ref6","first-page":"175","article-title":"Micro Architecture Coverage Directed Generation of Test Programs","author":"ur","year":"1999","journal-title":"Design Automation Conference"},{"key":"ref11","doi-asserted-by":"crossref","first-page":"404","DOI":"10.1145\/223982.224450","article-title":"Architecture validation for processors","author":"ho","year":"1995","journal-title":"Proceedings 22nd Annual International Symposium on Computer Architecture ISCA"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1023\/A:1025733107700"},{"journal-title":"MIPS64&#x2122; Architecture For Programmers","year":"2003","key":"ref12"},{"key":"ref8","first-page":"18","article-title":"Architecture Description Language Driven Functional Test Program Generation for Microprocessors using SMV","author":"mishra","year":"2002","journal-title":"Technical Report CECS-02&#x2013;12"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/HLDVT.2002.1224436"},{"key":"ref2","first-page":"244","article-title":"Validating the Intel Pentium 4 Microprocessor","author":"bentley","year":"2001","journal-title":"Proc of Design Automation Conference"},{"journal-title":"Hardware Design Verification Simulation and Formal Method-Based Approaches","year":"2005","author":"lam","key":"ref1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1268846"}],"event":{"name":"Test Symposium (EWDTS)","start":{"date-parts":[[2008,10,9]]},"location":"Lviv, Ukraine","end":{"date-parts":[[2008,10,12]]}},"container-title":["Proceedings of IEEE East-West Design &amp; Test Symposium (EWDTS'08)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5570120\/5580134\/05580153.pdf?arnumber=5580153","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,26]],"date-time":"2025-02-26T00:19:33Z","timestamp":1740529173000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5580153\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,10]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/ewdts.2008.5580153","relation":{},"subject":[],"published":{"date-parts":[[2008,10]]}}}