{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T18:37:42Z","timestamp":1725475062620},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,10]]},"DOI":"10.1109\/ewdts.2008.5580158","type":"proceedings-article","created":{"date-parts":[[2010,9,22]],"date-time":"2010-09-22T15:57:51Z","timestamp":1285171071000},"page":"59-64","source":"Crossref","is-referenced-by-count":1,"title":["Concurrent processes synchronisation in statecharts for FPGA implementation"],"prefix":"10.1109","author":[{"given":"Grzegorz","family":"Labiak","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Marian","family":"Adamski","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1016\/0167-6423(87)90035-9"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1109\/IES.2006.357468"},{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1109\/ISIE.1997.651753"},{"key":"ref6","article-title":"From UML statecharts to FPGA – the HiCoS approach","author":"?abiak","year":"2003","journal-title":"Forum on Spec & Design Langs – FDL '03"},{"year":"0","journal-title":"HiCoS Homepage","key":"ref5"},{"key":"ref8","first-page":"73","article-title":"Design of Embedded Control Systems","author":"adamski","year":"2005"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1109\/ISIE.1997.651794"},{"key":"ref2","first-page":"343","article-title":"Safe reconfigurable logic controllers design","author":"adamski","year":"2007","journal-title":"Measurements Models Systems and Design"},{"year":"2005","journal-title":"ISO\/IEC 19501","article-title":"UML, Unified Modeling Language Specification. Version 1.4.2","key":"ref9"},{"key":"ref1","first-page":"296","article-title":"Parallel Controller Implementation using standard PLD Software","author":"adamski","year":"1991","journal-title":"FPGAs"}],"event":{"name":"Test Symposium (EWDTS)","start":{"date-parts":[[2008,10,9]]},"location":"Lviv, Ukraine","end":{"date-parts":[[2008,10,12]]}},"container-title":["Proceedings of IEEE East-West Design & Test Symposium (EWDTS'08)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5570120\/5580134\/05580158.pdf?arnumber=5580158","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,18]],"date-time":"2017-03-18T20:37:17Z","timestamp":1489869437000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5580158\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,10]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/ewdts.2008.5580158","relation":{},"subject":[],"published":{"date-parts":[[2008,10]]}}}