{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T09:03:36Z","timestamp":1729674216590,"version":"3.28.0"},"reference-count":23,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,9]]},"DOI":"10.1109\/ewdts.2010.5742041","type":"proceedings-article","created":{"date-parts":[[2011,4,7]],"date-time":"2011-04-07T16:00:27Z","timestamp":1302192027000},"page":"73-76","source":"Crossref","is-referenced-by-count":3,"title":["Microprogram control unit with code sharing and extended microinstruction format"],"prefix":"10.1109","author":[{"given":"Alexander","family":"Barkalov","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Larysa","family":"Titarenko","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jacek","family":"Bieganowski","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"Synthesis and Optimization of Digital Circuits","year":"1994","author":"micheli","key":"ref10"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4757-3393-8"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS.2007.4295261"},{"journal-title":"Logic and System Design of Digital Systems","year":"2008","author":"baranov","key":"ref13"},{"key":"ref14","first-page":"397","article-title":"Synthesis of compositional microprogram control units with sharing codes and address decoder","author":"barkalov","year":"2006","journal-title":"Proc of the Inter Conf Mixed Design of Integrated Circuits and Systems –MIXDES 2006"},{"key":"ref15","first-page":"216","article-title":"State assignment method for high speed FSM","author":"czerwi?ski","year":"2004","journal-title":"Proc of Programmable Devices and Systems"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/162124.162132"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1093\/comjnl\/bxh099"},{"key":"ref18","first-page":"127","article-title":"State assignment for PAL-based CPLDs","author":"czerwi?ski","year":"2005","journal-title":"Proceedings Euromicro Symposium on Digital Systems Design"},{"key":"ref19","first-page":"47","article-title":"An efficient algorithm of perfect state encoding for CPLD based systems","author":"deniziak","year":"1998","journal-title":"Proc IEEE Workshop Design Diagn Electron Circuits Syst"},{"journal-title":"The Design Warrior's Guide to FPGAs","year":"2004","author":"maxfield","key":"ref4"},{"journal-title":"Architectural and Sequential Synthesis of Digital Devices","year":"2006","author":"adamski","key":"ref3"},{"journal-title":"Xilinx Corporation Webpage","year":"2009","key":"ref6"},{"journal-title":"Altera Corporation Webpage","year":"2009","key":"ref5"},{"journal-title":"The Logic Synthesis for the PAL-based Complex Programmable Logic Devices","year":"2004","author":"kania","key":"ref8"},{"journal-title":"Synthesis of Finite State Machines Functional Optimization","year":"1998","author":"kam","key":"ref7"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-69285-0"},{"journal-title":"Embedded Core Design with FPGAs","year":"2007","author":"navabi","key":"ref1"},{"journal-title":"Logic Design for Digital Systems on the Base of Programmable Logic Integrated Circuits","year":"2008","author":"solovjev","key":"ref9"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.1999.745185"},{"journal-title":"Application of address converter for decreasing memory size of compositional microprogram control unit with code sharing","year":"2008","author":"ko?opienczyk","key":"ref22"},{"key":"ref21","doi-asserted-by":"crossref","first-page":"128","DOI":"10.1049\/ip-cdt:20020431","article-title":"Genetic algorithm based state assignment for power and area optimization","volume":"149","author":"xia","year":"2002","journal-title":"IEEE Proc on Computers and Digital Techniques"},{"article-title":"Logic synthesis and optimization benchmarks user guide","year":"1991","author":"yang","key":"ref23"}],"event":{"name":"Test Symposium (EWDTS)","start":{"date-parts":[[2010,9,17]]},"location":"St. Petersburg, Russia","end":{"date-parts":[[2010,9,20]]}},"container-title":["2010 East-West Design & Test Symposium (EWDTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5738234\/5742029\/05742041.pdf?arnumber=5742041","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,19]],"date-time":"2017-06-19T22:11:29Z","timestamp":1497910289000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5742041\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,9]]},"references-count":23,"URL":"https:\/\/doi.org\/10.1109\/ewdts.2010.5742041","relation":{},"subject":[],"published":{"date-parts":[[2010,9]]}}}