{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T16:59:44Z","timestamp":1730221184414,"version":"3.28.0"},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,9]]},"DOI":"10.1109\/ewdts.2010.5742048","type":"proceedings-article","created":{"date-parts":[[2011,4,7]],"date-time":"2011-04-07T12:00:27Z","timestamp":1302177627000},"page":"13-16","source":"Crossref","is-referenced-by-count":1,"title":["An approach for PSL assertion coverage analysis with high-level decision diagrams"],"prefix":"10.1109","author":[{"given":"Maksim","family":"Jenihhin","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jaan","family":"Raik","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Raimund","family":"Ubar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tatjana","family":"Shchenova","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2000.857064"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-009-5116-4"},{"journal-title":"APRICOT verification framework website","year":"0","key":"ref12"},{"key":"ref13","first-page":"13","article-title":"Simulation-based Verification with APRICOT Framework using High-Level Decision Diagrams","author":"jenihhin","year":"2009","journal-title":"IEEE East-West Design & Test Symposium"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/LATW.2009.4813792"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/54.867894"},{"key":"ref4","first-page":"22","article-title":"Integrated, comprehensive assertion-based coverage","volume":"3","author":"sordoillet","year":"0","journal-title":"EDA Tech Forum"},{"journal-title":"IEEE Standard for System Verilog Unified Hardware Design Specification and Verification Language","year":"2009","key":"ref3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.917975"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-010-5148-9"},{"key":"ref8","first-page":"374","article-title":"Test Generation for Digital Systems on the Vector Alternative Graph Model","author":"ubar","year":"1983","journal-title":"Proc Fault Tolerant Computing Symposium"},{"journal-title":"Website of Modelsim","year":"0","key":"ref7"},{"journal-title":"IEEE Standard for Property Specification Language (PSL)","year":"2010","key":"ref2"},{"journal-title":"Creating Assertion-Based IP","year":"2008","author":"foster","key":"ref1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1986.1676819"}],"event":{"name":"Test Symposium (EWDTS)","start":{"date-parts":[[2010,9,17]]},"location":"St. Petersburg, Russia","end":{"date-parts":[[2010,9,20]]}},"container-title":["2010 East-West Design & Test Symposium (EWDTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5738234\/5742029\/05742048.pdf?arnumber=5742048","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T03:01:44Z","timestamp":1490065304000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5742048\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,9]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/ewdts.2010.5742048","relation":{},"subject":[],"published":{"date-parts":[[2010,9]]}}}