{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T16:59:57Z","timestamp":1730221197536,"version":"3.28.0"},"reference-count":6,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,9]]},"DOI":"10.1109\/ewdts.2010.5742089","type":"proceedings-article","created":{"date-parts":[[2011,4,7]],"date-time":"2011-04-07T12:00:27Z","timestamp":1302177627000},"page":"51-56","source":"Crossref","is-referenced-by-count":0,"title":["Coverage method for FPGA fault logic blocks by spares"],"prefix":"10.1109","author":[{"given":"Vladimir","family":"Hahanov","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Eugenia","family":"Litvinova","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wajeb","family":"Gharibi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Olesya","family":"Guz","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","first-page":"698","article-title":"Diagnosis and repair method of SoC memory","volume":"7","author":"hahanov","year":"2008","journal-title":"WSEAS Transactions on Circuits and Systems"},{"key":"ref3","first-page":"177","article-title":"Gizopoulos Dmytris Gest editors' introduction: Design for Yield and reliability","author":"yervant","year":"2004","journal-title":"IEEE Design & Test of Computers"},{"key":"ref6","article-title":"Algebro-Logical Embedded Memory Repair Method","author":"hahanov","year":"2008","journal-title":"Automated Control Systems and Devices"},{"key":"ref5","first-page":"708","article-title":"Algebra-logical diagnosis model for SoC F-IP","volume":"7","author":"hahanov","year":"2008","journal-title":"WSEAS Transactions on Circuits and Systems"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2006.64"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2006.55"}],"event":{"name":"Test Symposium (EWDTS)","start":{"date-parts":[[2010,9,17]]},"location":"St. Petersburg, Russia","end":{"date-parts":[[2010,9,20]]}},"container-title":["2010 East-West Design & Test Symposium (EWDTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5738234\/5742029\/05742089.pdf?arnumber=5742089","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T03:13:32Z","timestamp":1490066012000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5742089\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,9]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/ewdts.2010.5742089","relation":{},"subject":[],"published":{"date-parts":[[2010,9]]}}}