{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T00:32:21Z","timestamp":1725496341872},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,9]]},"DOI":"10.1109\/ewdts.2011.6116408","type":"proceedings-article","created":{"date-parts":[[2012,1,6]],"date-time":"2012-01-06T19:28:21Z","timestamp":1325878101000},"page":"161-168","source":"Crossref","is-referenced-by-count":0,"title":["Spam diagnosis infrastructure for individual cyberspace"],"prefix":"10.1109","author":[{"given":"Vladimir","family":"Hahanov","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Aleksandr","family":"Mischenko","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Svetlana","family":"Chumachenko","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Anna","family":"Hahanova","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alexey","family":"Priymak","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","first-page":"528","author":"hahanov","year":"2010","journal-title":"Design and Verification of Digital Systems on Crystals"},{"key":"2","first-page":"484","article-title":"Designing and testing of digital systems on crystals","author":"hahanov","year":"2009","journal-title":"Verilog & System Verilog"},{"key":"1","first-page":"160","author":"bondarenko","year":"2010","journal-title":"Infrastructure of Brain-like Computational Processes"},{"key":"7","first-page":"49","article-title":"Guest editor's introduction: Advances in infrastructure IP","author":"yervant","year":"2003","journal-title":"IEEE Design and Test of Computers"},{"key":"6","first-page":"124","article-title":"Models of space in the scientific researches","author":"hahanov","year":"2002","journal-title":"Radioelectronic and informatics"},{"key":"5","first-page":"264","author":"hahanov","year":"2006","journal-title":"VHDL+Verilog = Synthesis in Minutes"},{"key":"4","first-page":"492","author":"semenets","year":"2003","journal-title":"Design of Digital Systems Using the VHDL Language"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1007\/0-387-31275-7"},{"key":"8","first-page":"53","article-title":"A unified DFT architecture for use with IEEE 1149.1 and VSIA","author":"dervisoglu","year":"2001","journal-title":"IEEE P1500 Compliant Test Access Controllers Proceedings of the Design Automation Conference"}],"event":{"name":"Test Symposium (EWDTS)","start":{"date-parts":[[2011,9,9]]},"location":"Sevastopol, Ukraine","end":{"date-parts":[[2011,9,12]]}},"container-title":["2011 9th East-West Design & Test Symposium (EWDTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6107929\/6116407\/06116408.pdf?arnumber=6116408","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T16:11:23Z","timestamp":1490112683000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6116408\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,9]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/ewdts.2011.6116408","relation":{},"subject":[],"published":{"date-parts":[[2011,9]]}}}