{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T19:39:09Z","timestamp":1725565149736},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,9]]},"DOI":"10.1109\/ewdts.2011.6116416","type":"proceedings-article","created":{"date-parts":[[2012,1,6]],"date-time":"2012-01-06T19:28:21Z","timestamp":1325878101000},"page":"66-71","source":"Crossref","is-referenced-by-count":0,"title":["Cybercomputer for information space analysis"],"prefix":"10.1109","author":[{"given":"Vladimir","family":"Hahanov","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wajeb","family":"Gharibi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Dong Won Park","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Eugenia","family":"Litvinova","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2008.4580146"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/MEMCOD.2007.371239"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/MM.1982.290951"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/CICYBS.2009.4925091"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/6294.774938"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/UKSIM.2010.72"},{"key":"10","first-page":"1","article-title":"Hardware design and realization of matrix converter based on DSP & CPLD","author":"hu","year":"2009","journal-title":"3rd International Conference Power Electronics Systems and Applications"},{"key":"7","first-page":"528","article-title":"Design and verification of digital systems on chips","author":"hahanov","year":"2010","journal-title":"Verilog & System Verilog"},{"key":"6","first-page":"484","author":"hahanov","year":"2009","journal-title":"Design and Test of Digital Systems on Chips"},{"key":"5","first-page":"124","article-title":"Models for spaces in scientific research","author":"hahanov","year":"2002","journal-title":"Radioelectronic and informatics"},{"key":"4","first-page":"160","author":"bondaryenko","year":"2010","journal-title":"Infrastructure for Brain-like Computing"},{"key":"9","first-page":"264","author":"hahanov","year":"2006","journal-title":"VHDL+Verilog = Synthesis in Minutes"},{"key":"8","first-page":"492","author":"semenets","year":"2003","journal-title":"Design of Digital Systems by Using VHDL Language"}],"event":{"name":"Test Symposium (EWDTS)","start":{"date-parts":[[2011,9,9]]},"location":"Sevastopol, Ukraine","end":{"date-parts":[[2011,9,12]]}},"container-title":["2011 9th East-West Design & Test Symposium (EWDTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6107929\/6116407\/06116416.pdf?arnumber=6116416","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T17:38:28Z","timestamp":1490117908000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6116416\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,9]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/ewdts.2011.6116416","relation":{},"subject":[],"published":{"date-parts":[[2011,9]]}}}