{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T16:11:53Z","timestamp":1725552713185},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,9]]},"DOI":"10.1109\/ewdts.2011.6116425","type":"proceedings-article","created":{"date-parts":[[2012,1,6]],"date-time":"2012-01-06T19:28:21Z","timestamp":1325878101000},"page":"84-89","source":"Crossref","is-referenced-by-count":0,"title":["Diagnosis infrastructure of software-hardware systems"],"prefix":"10.1109","author":[{"given":"Tiecoura","family":"Yves","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vladimir","family":"Hahanov","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Omar","family":"Alnahhal","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Maksimov","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dmitry","family":"Shcherbin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dmitry","family":"Yudin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","first-page":"160","author":"bondaryenko","year":"2010","journal-title":"Infrastructure for Brain-like Computing"},{"key":"2","first-page":"320","author":"parchomenko","year":"1981","journal-title":"Technical Diagnosis Basics (Optimization of Diagnosis Algorithms Hardware Tools)"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.917412"},{"key":"1","first-page":"460","author":"parchomenko","year":"1976","journal-title":"Technical Diagnosis Basics"},{"journal-title":"IEEE Standard for Reduced-pin and Enhanced - Functionality Test Access Port and Boundary-scan Architecture IEEE Std 1149 7-2009","first-page":"985","year":"0","key":"7"},{"key":"6","first-page":"264","author":"hahanov","year":"2006","journal-title":"VHDL+Verilog = Synthesis in Minutes"},{"key":"5","first-page":"492","author":"semenets","year":"2003","journal-title":"Design of Digital Systems by Using VHDL Language"},{"key":"4","first-page":"528","author":"hahanov","year":"2010","journal-title":"Design and Verification of Digital Systems on Chips"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2009.10"},{"key":"8","first-page":"276","author":"da silva","year":"2006","journal-title":"The Core Test Wrapper Handbook Rationale and Application of IEEE Std 1500"},{"key":"11","first-page":"73","article-title":"Logic associative computer","author":"hahanov","year":"2011","journal-title":"Electronic Simulation"}],"event":{"name":"Test Symposium (EWDTS)","start":{"date-parts":[[2011,9,9]]},"location":"Sevastopol, Ukraine","end":{"date-parts":[[2011,9,12]]}},"container-title":["2011 9th East-West Design & Test Symposium (EWDTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6107929\/6116407\/06116425.pdf?arnumber=6116425","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T17:17:08Z","timestamp":1490116628000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6116425\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,9]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/ewdts.2011.6116425","relation":{},"subject":[],"published":{"date-parts":[[2011,9]]}}}