{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,3]],"date-time":"2024-09-03T22:26:35Z","timestamp":1725402395510},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,9]]},"DOI":"10.1109\/ewdts.2011.6116430","type":"proceedings-article","created":{"date-parts":[[2012,1,6]],"date-time":"2012-01-06T14:28:21Z","timestamp":1325860101000},"page":"60-65","source":"Crossref","is-referenced-by-count":0,"title":["Synthesis of control unit with refined state encoding for CPLD devices"],"prefix":"10.1109","author":[{"given":"Aleksander","family":"Barkalov","sequence":"first","affiliation":[]},{"given":"Larysa","family":"Titarenko","sequence":"additional","affiliation":[]},{"given":"Slawomir","family":"Chmielewski","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Synthesis of Finite State Machines Logic Optimization","year":"1998","author":"villa","key":"13"},{"journal-title":"Logic Synthesis and Optimization Benchmarks User Guide Microelectronics Center of North Carolina Research Triangle Park","year":"1991","author":"yang","key":"14"},{"journal-title":"Logic Synthesis Oriented on Programmable Logic Devices of the PAL type","year":"2004","author":"kania","key":"11"},{"key":"12","first-page":"376","article-title":"Logic design of digital systems on the base of programmable logic devices","author":"solovjev","year":"2008","journal-title":"Hotline - Telecom"},{"key":"3","first-page":"233","author":"barkalov","year":"2009","journal-title":"Logic Synthesis for FSM - Based Control Units"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1007\/BF02911262"},{"journal-title":"Logic and System Design of Digital Systems","year":"2008","author":"baranov","key":"1"},{"journal-title":"Synthesis of Finite State Machines Functional Optimization Kluwer Academic Publishers","year":"1998","author":"kam","key":"10"},{"journal-title":"Synthesis and Optimization of Digital Circuits","year":"1994","author":"de micheli","key":"7"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1093\/comjnl\/bxh099"},{"journal-title":"Design of control units with programmable logic","year":"2006","author":"barkalov","key":"5"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.2478\/v10006-007-0046-8"},{"year":"0","key":"9"},{"year":"0","key":"8"}],"event":{"name":"Test Symposium (EWDTS)","start":{"date-parts":[[2011,9,9]]},"location":"Sevastopol, Ukraine","end":{"date-parts":[[2011,9,12]]}},"container-title":["2011 9th East-West Design & Test Symposium (EWDTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6107929\/6116407\/06116430.pdf?arnumber=6116430","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T13:35:12Z","timestamp":1490103312000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6116430\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,9]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/ewdts.2011.6116430","relation":{},"subject":[],"published":{"date-parts":[[2011,9]]}}}