{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,6]],"date-time":"2026-05-06T10:48:38Z","timestamp":1778064518552,"version":"3.51.4"},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,9]]},"DOI":"10.1109\/ewdts.2011.6116574","type":"proceedings-article","created":{"date-parts":[[2012,1,6]],"date-time":"2012-01-06T19:28:21Z","timestamp":1325878101000},"page":"131-135","source":"Crossref","is-referenced-by-count":1,"title":["Maintaining uniformity in the processes of encryption and decryption with a variable number of encryption rounds"],"prefix":"10.1109","author":[{"given":"L.","family":"Smolinski","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"13","author":"tai","year":"2006","journal-title":"Virtex II pro Architecture and Configuration"},{"key":"14","author":"krueger","year":"2004","journal-title":"Xilinx Virtex Devices Variable Input LUT Architecture"},{"key":"11","author":"cummings","year":"2001","journal-title":"Synthesis and Scripting Techniques for Designing Multi Asynchronous Clock Designs"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1147\/rd.383.0243"},{"key":"3","author":"cummings","year":"2008","journal-title":"Clock Domain Crossing (CDC) Design & Verification Techniques Using SystemVerilog"},{"key":"2","author":"rogawski","year":"2004","journal-title":"Architektury Akceleratoro?w Kryptograficznych Opartych na Uk?adach Logicznych FPGA"},{"key":"1","author":"saqib","year":"2004","journal-title":"A compact and efficient fpga implementation of the DES algorithm"},{"key":"10","author":"?uba","year":"2003","journal-title":"Synteza uk?ado?w cyfrowych"},{"key":"7","author":"douglas","year":"2005","journal-title":"Kryptografia"},{"key":"6","author":"bieganowski","year":"2001","journal-title":"Je?zyk Verilog W Projektowaniu Uk?ado?w FPGA\""},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cds:20030574"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-07324-7"},{"key":"9","article-title":"Projektowanie uk?ado?w cyfrowych Z wykorzystaniem je?zyka VHDL","author":"zwolmski","year":"2007","journal-title":"WKi?"},{"key":"8","author":"schneider","year":"2005","journal-title":"Kryptografia Dla Praktyko?w"}],"event":{"name":"Test Symposium (EWDTS)","location":"Sevastopol, Ukraine","start":{"date-parts":[[2011,9,9]]},"end":{"date-parts":[[2011,9,12]]}},"container-title":["2011 9th East-West Design & Test Symposium (EWDTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6107929\/6116407\/06116574.pdf?arnumber=6116574","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T17:38:52Z","timestamp":1490117932000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6116574\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,9]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/ewdts.2011.6116574","relation":{},"subject":[],"published":{"date-parts":[[2011,9]]}}}