{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T21:06:16Z","timestamp":1729631176483,"version":"3.28.0"},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,9]]},"DOI":"10.1109\/ewdts.2011.6116577","type":"proceedings-article","created":{"date-parts":[[2012,1,6]],"date-time":"2012-01-06T14:28:21Z","timestamp":1325860101000},"page":"123-126","source":"Crossref","is-referenced-by-count":2,"title":["Design of microprogrammed controllers with address converter implemented on programmable systems with embedded memories"],"prefix":"10.1109","author":[{"given":"Remigiusz","family":"Wisniewski","sequence":"first","affiliation":[]},{"given":"Monika","family":"Wisniewska","sequence":"additional","affiliation":[]},{"given":"Marek","family":"Wegrzyn","sequence":"additional","affiliation":[]},{"given":"Norian","family":"Marranghello","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-642-04309-3","article-title":"Logic synthesis for FSM based control units","volume":"53","author":"barkalov","year":"2009","journal-title":"Lecture Notes in Electrical Engineering"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-2692-6"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1007\/0-387-28327-7_9"},{"journal-title":"Architectural and Sequential Synthesis of Digital Devices","year":"2006","author":"adamski","key":"1"},{"journal-title":"Synthesis of Logic Devices","year":"2005","author":"?uba","key":"7"},{"journal-title":"The Logic Synthesis for the PAL-based Complex Programmable Logic Devices","year":"2004","author":"kania","key":"6"},{"journal-title":"Principles of Digital Design","year":"1996","author":"gajski","key":"5"},{"journal-title":"Synthesis and Optimization of Digital Circuits","year":"1994","author":"de micheli","key":"4"},{"journal-title":"Sequential Circuit Synthesis at the Gate Level","year":"1993","author":"sentovich","key":"9"},{"journal-title":"The Design Warrior's Guide to FPGAs","year":"2004","author":"maxfield","key":"8"},{"key":"11","first-page":"203","article-title":"Reduction of the microinstruction lenght in the designing process of microprogrammed controllers","volume":"85","author":"wis?niewska","year":"2009","journal-title":"Electrical Review"},{"key":"12","article-title":"Synthesis of compositional microprogram control units for programmable devices","volume":"14","author":"wis?niewski","year":"2009","journal-title":"Lecture Notes in Control and Computer Science"}],"event":{"name":"Test Symposium (EWDTS)","start":{"date-parts":[[2011,9,9]]},"location":"Sevastopol, Ukraine","end":{"date-parts":[[2011,9,12]]}},"container-title":["2011 9th East-West Design & Test Symposium (EWDTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6107929\/6116407\/06116577.pdf?arnumber=6116577","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,20]],"date-time":"2017-06-20T08:22:42Z","timestamp":1497946962000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6116577\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,9]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/ewdts.2011.6116577","relation":{},"subject":[],"published":{"date-parts":[[2011,9]]}}}