{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T18:46:48Z","timestamp":1729622808672,"version":"3.28.0"},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,9]]},"DOI":"10.1109\/ewdts.2011.6116596","type":"proceedings-article","created":{"date-parts":[[2012,1,6]],"date-time":"2012-01-06T19:28:21Z","timestamp":1325878101000},"page":"251-254","source":"Crossref","is-referenced-by-count":3,"title":["Test set compaction procedure for combinational circuits based on decomposition tree"],"prefix":"10.1109","author":[{"given":"Valentina","family":"Andreeva","sequence":"first","affiliation":[]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"crossref","first-page":"293","DOI":"10.1109\/TCAD.2002.807885","article-title":"Reverse-order-restoration - Based static test compaction for synchronous sequential circuits","volume":"22","author":"pomeranz","year":"2003","journal-title":"IEEE Trans Computer-Aided Design"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/43.908476"},{"key":"10","first-page":"237","article-title":"Easy testable combinational circuit design","author":"matrosova","year":"2004","journal-title":"Proc of the 4th Int Workshop on Boolean Problems"},{"journal-title":"Digital Systems Testing and Testable Design","year":"1990","author":"abramovici","key":"1"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/DELTA.2002.994657"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2002.1011111"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1145\/944027.944030"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2008.54"},{"journal-title":"Algorithms Synthesis of Discrete Automata","year":"1971","author":"zakrevskij","key":"9"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966735"},{"key":"11","first-page":"34","article-title":"Construction minimized detection test, which detects faults of irredundant DNF","author":"andreeva","year":"2006","journal-title":"Vestnik TSU"},{"key":"12","first-page":"168","article-title":"Test minimization technique for multiple stuck-at faults of combinational circuits","author":"andreeva","year":"2010","journal-title":"Proc 8 East-west Design&Test International Symposium St Petersburg"}],"event":{"name":"Test Symposium (EWDTS)","start":{"date-parts":[[2011,9,9]]},"location":"Sevastopol, Ukraine","end":{"date-parts":[[2011,9,12]]}},"container-title":["2011 9th East-West Design & Test Symposium (EWDTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6107929\/6116407\/06116596.pdf?arnumber=6116596","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,20]],"date-time":"2017-06-20T12:22:45Z","timestamp":1497961365000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6116596\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,9]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/ewdts.2011.6116596","relation":{},"subject":[],"published":{"date-parts":[[2011,9]]}}}