{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T13:44:25Z","timestamp":1725543865604},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,9]]},"DOI":"10.1109\/ewdts.2011.6116601","type":"proceedings-article","created":{"date-parts":[[2012,1,6]],"date-time":"2012-01-06T19:28:21Z","timestamp":1325878101000},"page":"13-16","source":"Crossref","is-referenced-by-count":0,"title":["Automated test bench generation for high-level synthesis flow ABELITE"],"prefix":"10.1109","author":[{"given":"Taavi","family":"Viilukas","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Maksim","family":"Jenihhin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jaan","family":"Raik","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Raimund","family":"Ubar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Samary","family":"Baranov","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","first-page":"374","article-title":"Test pattern generation for digital systems on the vector alternative graph model","author":"ubar","year":"1983","journal-title":"Digest of Papers - FTCS (Fault-Tolerant Computing Symposium)"},{"journal-title":"Logic and System Design of Digital Systems","year":"2008","author":"baranov","key":"2"},{"year":"0","key":"10"},{"key":"1","article-title":"ASMs in high level synthesis of EDA tool abelite","author":"baranov","year":"2009","journal-title":"4th IFAC Workshop on Discrete-event System Design"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS.2010.5491752"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1007\/1-4020-7991-5_7"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1145\/343647.343802"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2000.857064"},{"key":"9","first-page":"13","article-title":"Simulation-based verification with APRICOT framework using high-level decision diagrams","author":"jenihhin","year":"2009","journal-title":"IEEE East-West Design & Test Symposium"},{"year":"0","key":"8"},{"journal-title":"Open Source Platform for Advanced Hardware Design Website","year":"0","key":"11"}],"event":{"name":"Test Symposium (EWDTS)","start":{"date-parts":[[2011,9,9]]},"location":"Sevastopol, Ukraine","end":{"date-parts":[[2011,9,12]]}},"container-title":["2011 9th East-West Design & Test Symposium (EWDTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6107929\/6116407\/06116601.pdf?arnumber=6116601","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T17:20:28Z","timestamp":1490116828000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6116601\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,9]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/ewdts.2011.6116601","relation":{},"subject":[],"published":{"date-parts":[[2011,9]]}}}