{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,24]],"date-time":"2025-08-24T00:01:17Z","timestamp":1755993677460,"version":"3.44.0"},"reference-count":10,"publisher":"IEEE","license":[{"start":{"date-parts":[[2013,9,1]],"date-time":"2013-09-01T00:00:00Z","timestamp":1377993600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2013,9,1]],"date-time":"2013-09-01T00:00:00Z","timestamp":1377993600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,9]]},"DOI":"10.1109\/ewdts.2013.6673084","type":"proceedings-article","created":{"date-parts":[[2013,12,4]],"date-time":"2013-12-04T14:45:40Z","timestamp":1386168340000},"page":"1-4","source":"Crossref","is-referenced-by-count":2,"title":["Hybrid history-based test overlapping to reduce test application time"],"prefix":"10.1109","author":[{"given":"Vahid","family":"Janfaza","sequence":"first","affiliation":[{"name":"School of Electrical and Computer Engineering, College of Engineering, University of Tehran, Iran"}]},{"given":"Bahjat","family":"Forouzandeh","sequence":"additional","affiliation":[{"name":"School of Electrical and Computer Engineering, College of Engineering, University of Tehran, Iran"}]},{"given":"Payman","family":"Behnam","sequence":"additional","affiliation":[{"name":"School of Electrical and Computer Engineering, College of Engineering, University of Tehran, Iran"}]},{"given":"Mohammadreza","family":"Najafi","sequence":"additional","affiliation":[{"name":"School of Electrical and Computer Engineering, College of Engineering, University of Tehran, Iran"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/SOCDC.2008.4815651"},{"journal-title":"Digital System Test and Testable Design Using HDL Models and Architectures","year":"2010","author":"navabi","key":"2"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1992.227782"},{"journal-title":"Digital Systems Testing and Testable Design","year":"1990","author":"abramovici","key":"1"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS.2007.4295250"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/INDCON.2009.5409404"},{"key":"5","doi-asserted-by":"crossref","first-page":"404","DOI":"10.1109\/TVLSI.2007.893657","article-title":"An overlapping scan architecture for reducing both test time and test power by pipelining fault detection","volume":"15","author":"xiaoding","year":"2007","journal-title":"IEEE Trans VLSI Systems"},{"key":"4","first-page":"371","article-title":"Capture in turn scan for reduction of test data volume, test application time and test power","author":"zhiqiang","year":"2010","journal-title":"Asian Test Symposium"},{"journal-title":"Atalanta An efficient ATPG for combinational circuits","year":"1993","author":"lee","key":"9"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2009.178"}],"event":{"name":"2013 11th East-West Design and Test Symposium (EWDTS)","start":{"date-parts":[[2013,9,27]]},"location":"Rostov on Don, Russia","end":{"date-parts":[[2013,9,30]]}},"container-title":["East-West Design & Test Symposium (EWDTS 2013)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6663756\/6673074\/06673084.pdf?arnumber=6673084","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,23]],"date-time":"2025-08-23T00:19:26Z","timestamp":1755908366000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6673084\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,9]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/ewdts.2013.6673084","relation":{},"subject":[],"published":{"date-parts":[[2013,9]]}}}