{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T17:00:43Z","timestamp":1730221243844,"version":"3.28.0"},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,9]]},"DOI":"10.1109\/ewdts.2013.6673100","type":"proceedings-article","created":{"date-parts":[[2013,12,4]],"date-time":"2013-12-04T14:45:40Z","timestamp":1386168340000},"page":"1-4","source":"Crossref","is-referenced-by-count":0,"title":["Low-power design of combinational CMOS networks"],"prefix":"10.1109","author":[{"given":"Dmitry","family":"Cheremisinov","sequence":"first","affiliation":[]},{"given":"Liudmila","family":"Cheremisinova","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","first-page":"10","article-title":"Low power design of digital combinatorial circuits with complementary cmos logic","volume":"1","author":"balasubramanian","year":"2007","journal-title":"Intern Journal of Electronics Circuits and Systems"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/4.597298"},{"key":"10","first-page":"73","article-title":"Low-Power synthesis of logical cmos circuits","author":"bibilo","year":"2012","journal-title":"Proc of the 5th All-Russia Science&Technology Conf Problems of Advanced Microand Nanoelectronic Systems Development (MES-2012)"},{"year":"0","key":"1"},{"key":"7","first-page":"92","article-title":"Minimization of a system of Boolean with output polarity assignment","volume":"2","author":"toropov","year":"2001","journal-title":"Proc of the 4th Intern Conf on Computer-Aided Design of Discrete Devices"},{"key":"6","first-page":"17","article-title":"Low power driven minimization of two-level cmos circuits","author":"cheremisinov","year":"2011","journal-title":"Informacionnie Technologii"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/92.335013"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-0817-5_8"},{"key":"9","first-page":"112","article-title":"Low-power synthesis of combinational CMOC networks","author":"cheremisinova","year":"2010","journal-title":"Informatics (UIIP of NAS of Belarus)"},{"key":"8","first-page":"8","article-title":"Low power driven synthesis of multi-level Logical circuits","author":"cheremisinova","year":"2013","journal-title":"Informacionnie Technologii"}],"event":{"name":"2013 11th East-West Design and Test Symposium (EWDTS)","start":{"date-parts":[[2013,9,27]]},"location":"Rostov-on-Don, Russia","end":{"date-parts":[[2013,9,30]]}},"container-title":["East-West Design & Test Symposium (EWDTS 2013)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6663756\/6673074\/06673100.pdf?arnumber=6673100","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,22]],"date-time":"2017-03-22T18:22:10Z","timestamp":1490206930000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6673100\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,9]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/ewdts.2013.6673100","relation":{},"subject":[],"published":{"date-parts":[[2013,9]]}}}