{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T18:40:00Z","timestamp":1729622400583,"version":"3.28.0"},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,9]]},"DOI":"10.1109\/ewdts.2013.6673109","type":"proceedings-article","created":{"date-parts":[[2013,12,4]],"date-time":"2013-12-04T14:45:40Z","timestamp":1386168340000},"page":"1-4","source":"Crossref","is-referenced-by-count":0,"title":["Testable combinational circuit design based on free ZDD-implementation of irredundant SOPof Boolean function"],"prefix":"10.1109","author":[{"given":"S.","family":"Ostanin","sequence":"first","affiliation":[]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1986.1676819"},{"key":"2","first-page":"129","article-title":"Easy testable combinational circuit design","author":"matrosova","year":"1999","journal-title":"Avtomatika i Telemechanika"},{"key":"10","first-page":"237","article-title":"Easy testable combinational circuit design","author":"matrosova","year":"2004","journal-title":"Proc the 6th International Workshop on Boolean Problems (IWBP'04)"},{"key":"1","first-page":"42","article-title":"Full test pattern generation for circuits designed ith to-level factorized synthesis methods","author":"matrosova","year":"1978","journal-title":"Avtomatika i Vichislitelnaya Technika"},{"key":"7","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4615-3154-8_11","article-title":"FPGA design by generalized functional decomposition","author":"sasao","year":"1993","journal-title":"Logic Synthesis and Optimization Boston"},{"key":"6","doi-asserted-by":"crossref","first-page":"642","DOI":"10.1145\/157485.165078","article-title":"bdd based decomposition of logic functions with application to fpga synthesis","author":"lai","year":"1993","journal-title":"30th ACM\/IEEE Design Automation Conference"},{"key":"5","article-title":"An introduction to zero-suppressed binary decision diagrams","author":"mishchenko","year":"2001","journal-title":"Technical Report"},{"key":"4","doi-asserted-by":"crossref","first-page":"272","DOI":"10.1145\/157485.164890","article-title":"zero-suppressed bdds for set manipulation in combinatorial problems","author":"minato","year":"1993","journal-title":"30th ACM\/IEEE Design Automation Conference"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/43.541442"},{"key":"8","doi-asserted-by":"crossref","first-page":"977","DOI":"10.1109\/43.511577","article-title":"OBDD-based function decomposition: Algorithms and implementation","volume":"15","author":"lai","year":"1996","journal-title":"IEEE Trans Computer-Aided Design"}],"event":{"name":"2013 11th East-West Design and Test Symposium (EWDTS)","start":{"date-parts":[[2013,9,27]]},"location":"Rostov-on-Don, Russia","end":{"date-parts":[[2013,9,30]]}},"container-title":["East-West Design & Test Symposium (EWDTS 2013)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6663756\/6673074\/06673109.pdf?arnumber=6673109","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,21]],"date-time":"2017-06-21T23:38:46Z","timestamp":1498088326000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6673109\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,9]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/ewdts.2013.6673109","relation":{},"subject":[],"published":{"date-parts":[[2013,9]]}}}