{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T04:44:15Z","timestamp":1725425055244},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,9]]},"DOI":"10.1109\/ewdts.2013.6673110","type":"proceedings-article","created":{"date-parts":[[2013,12,4]],"date-time":"2013-12-04T14:45:40Z","timestamp":1386168340000},"page":"1-4","source":"Crossref","is-referenced-by-count":0,"title":["High-level test program generation strategies for processors"],"prefix":"10.1109","author":[{"given":"Shima","family":"Hoseinzadeh","sequence":"first","affiliation":[]},{"given":"Mohammad Hashem","family":"Haghbayan","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","first-page":"412","author":"sabena","year":"0","journal-title":"0A New SBST Algorithm for Testing the Register File of VLIW Processors"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2010.85"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2000460"},{"journal-title":"Digital System Test and Testable Design Using HDL Models and Architectures","year":"2010","author":"navabi","key":"1"},{"key":"7","first-page":"42","article-title":"Power constraint testing for multi-clock domain SoCs using concurrent hybrid BIST","author":"haghbayan","year":"2012","journal-title":"DDECS"},{"key":"6","article-title":"Reliability considerations in dynamic voltage and frequency scheduling schemes","author":"firouzi","year":"0","journal-title":"Proc of IEEE International Conference on Design &Technology of Integrated Systems in Nanoscale Era (DTIS)"},{"key":"5","first-page":"35","article-title":"The effects of energy management on reliability in real-time embedded systems","author":"zhu","year":"2004","journal-title":"Proc of International Conference on Computer Aided Design"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2011.95"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-012-5287-2"},{"key":"8","first-page":"209","article-title":"Effective RT-level software-based selftesting of embedded processor cores","author":"kabiri","year":"2012","journal-title":"DDECS"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1147\/rd.421.0117"}],"event":{"name":"2013 11th East-West Design and Test Symposium (EWDTS)","start":{"date-parts":[[2013,9,27]]},"location":"Rostov-on-Don, Russia","end":{"date-parts":[[2013,9,30]]}},"container-title":["East-West Design & Test Symposium (EWDTS 2013)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6663756\/6673074\/06673110.pdf?arnumber=6673110","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,22]],"date-time":"2017-03-22T20:07:18Z","timestamp":1490213238000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6673110\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,9]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/ewdts.2013.6673110","relation":{},"subject":[],"published":{"date-parts":[[2013,9]]}}}