{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T06:10:19Z","timestamp":1729663819630,"version":"3.28.0"},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,9]]},"DOI":"10.1109\/ewdts.2013.6673158","type":"proceedings-article","created":{"date-parts":[[2013,12,4]],"date-time":"2013-12-04T14:45:40Z","timestamp":1386168340000},"page":"1-6","source":"Crossref","is-referenced-by-count":0,"title":["Models for embedded repairing logic blocks"],"prefix":"10.1109","author":[{"given":"V.I.","family":"Hahanov","sequence":"first","affiliation":[]},{"given":"E.I.","family":"Litvinova","sequence":"additional","affiliation":[]},{"given":"A.","family":"Frolov","sequence":"additional","affiliation":[]},{"given":"Tiecoura","family":"Yves","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","first-page":"289","author":"hahanov","year":"2011","journal-title":"Infrastructure of Intellectual Property for SoC Simulation and Diagnosis Service"},{"key":"2","first-page":"2419","article-title":"Information analysis infrastructure for diagnosis","volume":"14","author":"hahanov","year":"2011","journal-title":"Information An International Interdisciplinary Journal"},{"doi-asserted-by":"publisher","key":"10","DOI":"10.1109\/DSD.2009.238"},{"key":"1","first-page":"73","article-title":"Logic associative computer","volume":"1","author":"hahanov","year":"2011","journal-title":"Electronnoe Modelirovanie JJ"},{"doi-asserted-by":"publisher","key":"7","DOI":"10.1109\/DFT.2009.20"},{"key":"6","first-page":"13","article-title":"A comprehensive scheme for logic self repair","author":"koal","year":"2009","journal-title":"Conference Proc on Signal Processing Algorithms Architectures Arrangements and Applications"},{"doi-asserted-by":"publisher","key":"5","DOI":"10.1109\/TCAD.2011.2106812"},{"key":"4","first-page":"1","article-title":"Built-In repair analyzer with optimal repair rate for word-oriented memories","author":"chung","year":"2012","journal-title":"IEEE Transaction on Very Large Scale Integration (VLSI) Systems"},{"key":"9","doi-asserted-by":"crossref","first-page":"219","DOI":"10.1109\/DDECS.2011.5783083","article-title":"Optimal spare utilization for reliability and mean lifetime improvement of logic built-in self-repair","author":"koal","year":"2011","journal-title":"14th International Symposium on Design and Diagnostics of Electronic Circuits &Systems (DDECS)"},{"doi-asserted-by":"publisher","key":"8","DOI":"10.1109\/IOLTS.2010.5560199"},{"doi-asserted-by":"publisher","key":"11","DOI":"10.1109\/IOLTS.2008.17"},{"doi-asserted-by":"publisher","key":"12","DOI":"10.1109\/DDECS.2010.5491821"}],"event":{"name":"2013 11th East-West Design and Test Symposium (EWDTS)","start":{"date-parts":[[2013,9,27]]},"location":"Rostov-on-Don, Russia","end":{"date-parts":[[2013,9,30]]}},"container-title":["East-West Design & Test Symposium (EWDTS 2013)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6663756\/6673074\/06673158.pdf?arnumber=6673158","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,21]],"date-time":"2017-06-21T23:38:46Z","timestamp":1498088326000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6673158\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,9]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/ewdts.2013.6673158","relation":{},"subject":[],"published":{"date-parts":[[2013,9]]}}}