{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T17:01:02Z","timestamp":1730221262349,"version":"3.28.0"},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,9]]},"DOI":"10.1109\/ewdts.2013.6673165","type":"proceedings-article","created":{"date-parts":[[2013,12,4]],"date-time":"2013-12-04T19:45:40Z","timestamp":1386186340000},"page":"1-7","source":"Crossref","is-referenced-by-count":0,"title":["Synthesis of qubit models for logic circuits"],"prefix":"10.1109","author":[{"given":"Wajeb","family":"Gharibi","sequence":"first","affiliation":[]},{"given":"S.A.","family":"Zaychenko","sequence":"additional","affiliation":[]},{"given":"Farid","family":"Dahiri","sequence":"additional","affiliation":[]},{"given":"Yu.V.","family":"Hahanova","sequence":"additional","affiliation":[]},{"given":"O.A.","family":"Guz","sequence":"additional","affiliation":[]},{"given":"Christopher Umerah","family":"Ngene","sequence":"additional","affiliation":[]},{"given":"Adiele","family":"Stanley","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2005.13"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/CAMP.2000.875960"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2000.857200"},{"key":"7","first-page":"73","article-title":"Logic associative computer","author":"hahanov","year":"2011","journal-title":"Electronic Modeling"},{"key":"6","first-page":"206","author":"whitney","year":"2009","journal-title":"Practical Fault Tolerance for Quantum Circuits"},{"key":"5","first-page":"160","article-title":"Shabanov kushnaryenko","author":"bondaryenko","year":"2010","journal-title":"Infrastructure for Brain-like Computing Kharkov Novoye Slovo"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/38.969611"},{"key":"9","first-page":"484","author":"hahanov","year":"2009","journal-title":"Digital System-on-Chip Design and Test"},{"key":"8","first-page":"2419","article-title":"Information analysis infrastructure for diagnosis","volume":"14","author":"hahanov","year":"2011","journal-title":"Information An International Interdisciplinary Journal"}],"event":{"name":"2013 11th East-West Design and Test Symposium (EWDTS)","start":{"date-parts":[[2013,9,27]]},"location":"Rostov-on-Don, Russia","end":{"date-parts":[[2013,9,30]]}},"container-title":["East-West Design & Test Symposium (EWDTS 2013)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6663756\/6673074\/06673165.pdf?arnumber=6673165","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,22]],"date-time":"2017-03-22T22:36:56Z","timestamp":1490222216000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6673165\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,9]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/ewdts.2013.6673165","relation":{},"subject":[],"published":{"date-parts":[[2013,9]]}}}