{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,2]],"date-time":"2025-10-02T06:11:06Z","timestamp":1759385466811,"version":"3.28.0"},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,9]]},"DOI":"10.1109\/ewdts.2013.6673204","type":"proceedings-article","created":{"date-parts":[[2013,12,4]],"date-time":"2013-12-04T14:45:40Z","timestamp":1386168340000},"page":"1-4","source":"Crossref","is-referenced-by-count":2,"title":["A low power 1.2 GS\/s 4-bit flash ADC in 0.18 µm CMOS"],"prefix":"10.1109","author":[{"given":"Mohammad","family":"Chahardori","sequence":"first","affiliation":[]},{"given":"Mohammad","family":"Sharifkhani","sequence":"additional","affiliation":[]},{"given":"Sirous","family":"Sadughi","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.804334"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.847215"},{"journal-title":"CMOS Digital Integrated Circuits Analysis and Design","year":"2003","author":"kang","key":"10"},{"key":"1","first-page":"873","article-title":"A 106mw\/0.8pj power-scalable 1 gs\/s 4b adc in 0.18 -m cmos with 5.8ghz erbw","author":"nuzzo","year":"2006","journal-title":"Proc of IEEE Int Design Automation Conference (DAC)"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2004.1346585"},{"key":"6","first-page":"2310","article-title":"A 0.16pj\/conversion-step 2.5mw 1.25gs\/s 4b adc in a 90nm digital cmos process","author":"plas der g van","year":"2006","journal-title":"ISSCC Dig Tech Papers"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/4.777103"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/4.18582"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2012449"},{"key":"8","doi-asserted-by":"crossref","first-page":"110","DOI":"10.1109\/TCSII.2010.2040317","article-title":"Bulk voltage trimming offset calibration for high-speed flash adcs","volume":"57","author":"yao","year":"2010","journal-title":"IEEE Trans Circuits System I"}],"event":{"name":"2013 11th East-West Design and Test Symposium (EWDTS)","start":{"date-parts":[[2013,9,27]]},"location":"Rostov-on-Don, Russia","end":{"date-parts":[[2013,9,30]]}},"container-title":["East-West Design & Test Symposium (EWDTS 2013)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6663756\/6673074\/06673204.pdf?arnumber=6673204","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,21]],"date-time":"2017-06-21T23:38:44Z","timestamp":1498088324000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6673204\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,9]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/ewdts.2013.6673204","relation":{},"subject":[],"published":{"date-parts":[[2013,9]]}}}