{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,8,11]],"date-time":"2024-08-11T05:53:02Z","timestamp":1723355582786},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,9]]},"DOI":"10.1109\/ewdts.2015.7493148","type":"proceedings-article","created":{"date-parts":[[2016,6,17]],"date-time":"2016-06-17T00:15:55Z","timestamp":1466122555000},"source":"Crossref","is-referenced-by-count":4,"title":["A power based memory BIST grouping methodology"],"prefix":"10.1109","author":[{"given":"L.","family":"Martirosyan","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"G.","family":"Harutyunyan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Shoukourian","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Y.","family":"Zorian","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cds.2011.0352"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/NORCHP.2009.5397836"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/CSITechnol.2013.6710329"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2002.1011146"},{"key":"ref11","year":"2013","journal-title":"Unified Power Format IEEE Draft Standard for Design and Verification of Low Power Integrated Circuits"},{"key":"ref5","first-page":"611","article-title":"Test Scheduling of SOC with Power Constraint Based on Particle Swarm Optimization Algorithm","author":"chuan-pei","year":"2009","journal-title":"Third International Conference on Genetic and Evolutionary Computing"},{"key":"ref12","first-page":"228","article-title":"Low Power Verification Methodology Using UPF","author":"bembaron","year":"0"},{"key":"ref8","article-title":"SOC Test Scheduling Using Simulated Annealing","author":"wei","year":"2003","journal-title":"21 st VLSI Test Symposium"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2011.80"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2006.1594763"},{"key":"ref9","year":"2012","journal-title":"Power Compiler™ User Guid SYNOPSYS-Version F-20 11 09-SP4"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ASQED.2011.6111701"}],"event":{"name":"2015 IEEE East-West Design & Test Symposium (EWDTS)","location":"Batumi, Georgia","start":{"date-parts":[[2015,9,26]]},"end":{"date-parts":[[2015,9,29]]}},"container-title":["2015 IEEE East-West Design & Test Symposium (EWDTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7488713\/7493093\/07493148.pdf?arnumber=7493148","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,17]],"date-time":"2017-03-17T16:04:57Z","timestamp":1489766697000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7493148\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,9]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/ewdts.2015.7493148","relation":{},"subject":[],"published":{"date-parts":[[2015,9]]}}}