{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,20]],"date-time":"2025-12-20T22:14:14Z","timestamp":1766268854206},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,9]]},"DOI":"10.1109\/ewdts.2015.7493149","type":"proceedings-article","created":{"date-parts":[[2016,6,16]],"date-time":"2016-06-16T20:15:55Z","timestamp":1466108155000},"page":"1-4","source":"Crossref","is-referenced-by-count":8,"title":["Overview study on fault modeling and test methodology development for FinFET-based memories"],"prefix":"10.1109","author":[{"given":"G.","family":"Tshagharyan","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"G.","family":"Harutyunyan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Shoukourian","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Y.","family":"Zorian","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2012.6401565"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2014.6818747"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2015.2397032"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2015.7116276"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ETSYM.2004.1347645"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-005-1169-1"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISNE.2010.5669144"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/SOI.2009.5318794"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/NANOARCH.2010.5510927"},{"key":"ref5","article-title":"Challenges in manufacturing FinFET at 20nm node and beyond","author":"chi","year":"2012","journal-title":"GLOBALFOUNDRIES"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2009.33"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2011.2169807"},{"key":"ref2","first-page":"207","article-title":"FinFETs for nanoscale CMOS digital integrated circuits","author":"king","year":"2005","journal-title":"IEEE\/ACM International Conference on Computer-Aided Design"},{"key":"ref1","first-page":"67","article-title":"Sub 50-nm FinFET: PMOS","author":"huang","year":"1999","journal-title":"International Electron Devices Meeting Technical Digest"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2012.2205609"}],"event":{"name":"2015 IEEE East-West Design & Test Symposium (EWDTS)","start":{"date-parts":[[2015,9,26]]},"location":"Batumi, Georgia","end":{"date-parts":[[2015,9,29]]}},"container-title":["2015 IEEE East-West Design & Test Symposium (EWDTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7488713\/7493093\/07493149.pdf?arnumber=7493149","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,17]],"date-time":"2017-03-17T17:18:28Z","timestamp":1489771108000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7493149\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,9]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/ewdts.2015.7493149","relation":{},"subject":[],"published":{"date-parts":[[2015,9]]}}}