{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T02:55:24Z","timestamp":1725504924479},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,9]]},"DOI":"10.1109\/ewdts.2015.7493150","type":"proceedings-article","created":{"date-parts":[[2016,6,16]],"date-time":"2016-06-16T20:15:55Z","timestamp":1466108155000},"page":"1-4","source":"Crossref","is-referenced-by-count":0,"title":["On using ABC for deriving distinguishing sequences for Verilog-descriptions"],"prefix":"10.1109","author":[{"given":"Natalia","family":"Kushik","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nina","family":"Yevtushenko","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Stanislav N.","family":"Torgaev","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nikita","family":"Shatilov","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1007\/s10009-012-0240-3"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1016\/j.infsof.2010.07.001"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2007.42"},{"journal-title":"Applied Cryptography Protocols Algorithms and Source Code in C","year":"1996","author":"schneier","key":"ref13"},{"key":"ref14","first-page":"125","article-title":"Efficient implementation of property-directed reachability","author":"een","year":"2011","journal-title":"Proc FMCAD"},{"journal-title":"Synthesis of Logical Circuits Using VHDL","year":"2002","author":"bibilo","key":"ref4"},{"journal-title":"Xilinx [Electronic resource] Field Programmable Gate Array (FPGA)","year":"0","key":"ref3"},{"journal-title":"A System for Sequential Synthesis and Verification","year":"0","key":"ref6"},{"journal-title":"System Verilog for Design A Guide to Using System Verilog for Hardware Design and Modeling","year":"2006","author":"sutherland","key":"ref5"},{"key":"ref8","first-page":"43","article-title":"Large-block parallelism technology in sat problems","author":"zaikin","year":"2008","journal-title":"Probl Upr"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TSE.2010.62"},{"journal-title":"Proceedings of the Tenth Workshop on Model Based Testing MBT2015 Electronic Proceedings in Theoretical Computer Science N2 180","year":"2015","author":"pakulin","key":"ref2"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-44857-1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-45614-7_5"}],"event":{"name":"2015 IEEE East-West Design & Test Symposium (EWDTS)","start":{"date-parts":[[2015,9,26]]},"location":"Batumi, Georgia","end":{"date-parts":[[2015,9,29]]}},"container-title":["2015 IEEE East-West Design & Test Symposium (EWDTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7488713\/7493093\/07493150.pdf?arnumber=7493150","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,17]],"date-time":"2017-03-17T12:05:00Z","timestamp":1489752300000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7493150\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,9]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/ewdts.2015.7493150","relation":{},"subject":[],"published":{"date-parts":[[2015,9]]}}}