{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T17:01:45Z","timestamp":1730221305260,"version":"3.28.0"},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,9]]},"DOI":"10.1109\/ewdts.2015.7493163","type":"proceedings-article","created":{"date-parts":[[2016,6,16]],"date-time":"2016-06-16T20:15:55Z","timestamp":1466108155000},"page":"1-4","source":"Crossref","is-referenced-by-count":0,"title":["Control vector structure for a minimal-time circuit optimization process"],"prefix":"10.1109","author":[{"given":"A.","family":"Zemliak","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"F.","family":"Reyes","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"T.","family":"Markina","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/43.489099"},{"journal-title":"General Optimization for Electronic Circuits","year":"1979","author":"kashirskiy","key":"ref3"},{"key":"ref6","first-page":"1751","article-title":"Acceleration Effect of System Design Process","volume":"e85 a","author":"zemliak","year":"2002","journal-title":"IEICE Trans on Fundam"},{"key":"ref5","first-page":"2029","article-title":"Analog system design problem formulation by optimum control theory","volume":"e84 a","author":"zemliak","year":"2001","journal-title":"IEICE Trans on Fundam"},{"key":"ref8","first-page":"78","article-title":"Stability Analysis of the Design Trajectories for the Generalized System Design Algorithm","volume":"4","author":"zemliak","year":"2005","journal-title":"WSEAS Trans Circuits Syst"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4684-9362-7"},{"key":"ref2","first-page":"139","article-title":"A survey of macromodeling","author":"rabat","year":"1985","journal-title":"Proc IEEE Int Symp Circuit and Systems"},{"journal-title":"Semiconductor Device Modeling With SPICE","year":"1993","author":"massobrio","key":"ref9"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-12676-7"}],"event":{"name":"2015 IEEE East-West Design & Test Symposium (EWDTS)","start":{"date-parts":[[2015,9,26]]},"location":"Batumi, Georgia","end":{"date-parts":[[2015,9,29]]}},"container-title":["2015 IEEE East-West Design & Test Symposium (EWDTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7488713\/7493093\/07493163.pdf?arnumber=7493163","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,17]],"date-time":"2017-03-17T17:18:27Z","timestamp":1489771107000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7493163\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,9]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/ewdts.2015.7493163","relation":{},"subject":[],"published":{"date-parts":[[2015,9]]}}}