{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T18:43:32Z","timestamp":1725734612847},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,10]]},"DOI":"10.1109\/ewdts.2016.7807644","type":"proceedings-article","created":{"date-parts":[[2017,1,9]],"date-time":"2017-01-09T16:42:59Z","timestamp":1483980179000},"page":"1-4","source":"Crossref","is-referenced-by-count":6,"title":["Using high-level synthesis for rapid design of video processing pipes"],"prefix":"10.1109","author":[{"given":"Aydin Emre","family":"Guzel","sequence":"first","affiliation":[]},{"given":"Vecdi Emre","family":"Levent","sequence":"additional","affiliation":[]},{"given":"Mustafa","family":"Tosun","sequence":"additional","affiliation":[]},{"given":"M. Akif","family":"Ozkan","sequence":"additional","affiliation":[]},{"given":"Toygar","family":"Akgun","sequence":"additional","affiliation":[]},{"given":"Duygu","family":"Buyukaydin","sequence":"additional","affiliation":[]},{"given":"Cengiz","family":"Erbas","sequence":"additional","affiliation":[]},{"given":"H. Fatih","family":"Ugurdag","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","article-title":"FPGA-based accelerator design from a domain-specific language","author":"\u00f6zkan","year":"2016","journal-title":"International Conference on Field Programmable Logic and Applications (FPL)"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2014.6927484"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2013.6718341"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/SAMOS.2015.7363693"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/1950413.1950423"},{"journal-title":"Vivado design suite user guide High level synthesis (ug902 v2014 3)","year":"2016","author":"inc","key":"ref15"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1996.563601"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCS.1981.1085036"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2110592"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2513673"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/EWDTS.2013.6673164"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2012.6339272"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1500412.1500420"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1978.1585173"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2015.2394802"}],"event":{"name":"2016 IEEE East-West Design & Test Symposium (EWDTS)","start":{"date-parts":[[2016,10,14]]},"location":"Yerevan, Armenia","end":{"date-parts":[[2016,10,17]]}},"container-title":["2016 IEEE East-West Design & Test Symposium (EWDTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7794989\/7807620\/07807644.pdf?arnumber=7807644","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,1,21]],"date-time":"2017-01-21T00:03:22Z","timestamp":1484957002000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7807644\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,10]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/ewdts.2016.7807644","relation":{},"subject":[],"published":{"date-parts":[[2016,10]]}}}