{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T19:34:37Z","timestamp":1725651277354},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,10]]},"DOI":"10.1109\/ewdts.2016.7807696","type":"proceedings-article","created":{"date-parts":[[2017,1,9]],"date-time":"2017-01-09T16:42:59Z","timestamp":1483980179000},"page":"1-4","source":"Crossref","is-referenced-by-count":4,"title":["Securing test infrastructure of system-on-chips"],"prefix":"10.1109","author":[{"given":"G.","family":"Tshagharyan","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"G.","family":"Harutyunyan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Shoukourian","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Y.","family":"Zorian","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TDSC.2007.70215"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2391266"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2013.6651903"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2089071"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2012.2210183"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC.2013.6673281"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-006-7720-x"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2005.36"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2208209"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2010.9"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/NCETACS.2011.5751374"},{"key":"ref1","article-title":"Introduction to side channel attacks","author":"hagai","year":"2010","journal-title":"Discretix White Paper"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ADCOM.2007.110"}],"event":{"name":"2016 IEEE East-West Design & Test Symposium (EWDTS)","start":{"date-parts":[[2016,10,14]]},"location":"Yerevan, Armenia","end":{"date-parts":[[2016,10,17]]}},"container-title":["2016 IEEE East-West Design & Test Symposium (EWDTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7794989\/7807620\/07807696.pdf?arnumber=7807696","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,1,20]],"date-time":"2017-01-20T23:57:25Z","timestamp":1484956645000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7807696\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,10]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/ewdts.2016.7807696","relation":{},"subject":[],"published":{"date-parts":[[2016,10]]}}}