{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,21]],"date-time":"2026-02-21T20:12:35Z","timestamp":1771704755841,"version":"3.50.1"},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,9]]},"DOI":"10.1109\/ewdts.2017.8110053","type":"proceedings-article","created":{"date-parts":[[2017,11,16]],"date-time":"2017-11-16T16:50:47Z","timestamp":1510851047000},"page":"1-6","source":"Crossref","is-referenced-by-count":6,"title":["Multi-bit fault tolerant design for resistive memories through dynamic partitioning"],"prefix":"10.1109","author":[{"given":"Sutapa","family":"Sarkar","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mousumi","family":"Saha","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Biplab K","family":"Sikdar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISED.2016.7977077"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.46"},{"key":"ref12","author":"wolfram","year":"1994","journal-title":"Cellular Automata and Complexity Collected Papers"},{"key":"ref13","article-title":"Additive Cellular Automata – Theory and Applications","volume":"1","author":"pal chaudhuri","year":"1997","journal-title":"IEEE Computer Society Press California"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-15979-4_32"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2016.11.001"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2011.5749716"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1147\/rd.524.0465"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2011.5749752"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1736020.1736023"},{"key":"ref8","article-title":"A chat about microns clearnand technology","author":"wong","year":"2010","journal-title":"Electronic Design"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1002\/j.1538-7305.1950.tb00463.x"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540745"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2012.6263949"},{"key":"ref9","first-page":"1183","article-title":"The area and latency tradeoffs of binary bit-parallel BCH decoders for prospective nanoelectronic memories. Signals","author":"strukov","year":"2006","journal-title":"Systems and Computers (ACSSC)"}],"event":{"name":"2017 IEEE East-West Design & Test Symposium (EWDTS)","location":"Novi Sad","start":{"date-parts":[[2017,9,29]]},"end":{"date-parts":[[2017,10,2]]}},"container-title":["2017 IEEE East-West Design & Test Symposium (EWDTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8101050\/8110026\/08110053.pdf?arnumber=8110053","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,12,18]],"date-time":"2017-12-18T18:05:10Z","timestamp":1513620310000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8110053\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,9]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/ewdts.2017.8110053","relation":{},"subject":[],"published":{"date-parts":[[2017,9]]}}}