{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T02:54:57Z","timestamp":1725504897521},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,9]]},"DOI":"10.1109\/ewdts.2017.8110059","type":"proceedings-article","created":{"date-parts":[[2017,11,16]],"date-time":"2017-11-16T16:50:47Z","timestamp":1510851047000},"page":"1-7","source":"Crossref","is-referenced-by-count":4,"title":["Error rate estimation of a design implemented in an FPGA based on the operating conditions"],"prefix":"10.1109","author":[{"given":"Marc Alexandre","family":"Kacou","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fakhreddine","family":"Ghaffari","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Olivier","family":"Romain","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bruno","family":"Condamin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2013.6691097"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2012.190"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2005.1568543"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-012-5297-0"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1968.227417"},{"journal-title":"Xilinx constraints Guide UG625","year":"2013","key":"ref4"},{"journal-title":"System Design with Advance FPGA Timing Models","year":"2014","key":"ref3"},{"journal-title":"Timing Closure Lattice Semiconductor","year":"2013","key":"ref6"},{"journal-title":"Vivado Design Suite User Guide - Design Analysis and Closure Techniques Ug906 (v2017 1)","year":"2017","key":"ref5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2012.289"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/IECON.2016.7794075"},{"journal-title":"Guaranteeing Silicon Performance with FPGA Timing Models","year":"2010","key":"ref2"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2012.6176453"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2004.85"}],"event":{"name":"2017 IEEE East-West Design & Test Symposium (EWDTS)","start":{"date-parts":[[2017,9,29]]},"location":"Novi Sad","end":{"date-parts":[[2017,10,2]]}},"container-title":["2017 IEEE East-West Design & Test Symposium (EWDTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8101050\/8110026\/08110059.pdf?arnumber=8110059","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,2,12]],"date-time":"2018-02-12T17:54:06Z","timestamp":1518458046000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8110059\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,9]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/ewdts.2017.8110059","relation":{},"subject":[],"published":{"date-parts":[[2017,9]]}}}